Компонент | Описание | Производитель | PDF | Buy |
MC100LVEL90 | −3.3V / −5V Triple ECL Input to LVPECL Output Translator | ON Semiconductor |  |  |
MC100LVEL90 | Triple ECL to PECL Translator | ON Semiconductor |  |  |
MC100LVEL90DW | −3.3V / −5V Triple ECL Input to LVPECL Output Translator | ON Semiconductor |  |  |
MC100LVEL90DWG | −3.3V / −5V Triple ECL Input to LVPECL Output Translator | ON Semiconductor |  |  |
MC100LVEL90DWR2 | −3.3V / −5V Triple ECL Input to LVPECL Output Translator | ON Semiconductor |  |  |
MC100LVEL90DWR2G | −3.3V / −5V Triple ECL Input to LVPECL Output Translator | ON Semiconductor |  |  |
MC100LVEL90_06 | −3.3V / −5V Triple ECL Input to LVPECL Output Translator | ON Semiconductor |  |  |
MC100LVEL91 | 3.3 V Triple LVPECL Input to −3.3 V to −5.0 V ECL Output Translator | ON Semiconductor |  |  |
MC100LVEL91 | Triple PECL to ECL Translator | ON Semiconductor |  |  |
MC100LVEL91 | Clock Management Design Using Low Skew and Low Jitter Devices | ON Semiconductor |  |  |
MC100LVEL91DW | 3.3 V Triple LVPECL Input to −3.3 V to −5.0 V ECL Output Translator | ON Semiconductor |  |  |
MC100LVEL91DWG | 3.3 V Triple LVPECL Input to −3.3 V to −5.0 V ECL Output Translator | ON Semiconductor |  |  |
MC100LVEL91DWR2 | 3.3 V Triple LVPECL Input to −3.3 V to −5.0 V ECL Output Translator | ON Semiconductor |  |  |
MC100LVEL91DWR2G | 3.3 V Triple LVPECL Input to −3.3 V to −5.0 V ECL Output Translator | ON Semiconductor |  |  |
MC100LVEL91_06 | 3.3 V Triple LVPECL Input to −3.3 V to −5.0 V ECL Output Translator | ON Semiconductor |  |  |
MC100LVEL92 | Triple PECL to LVPECL Translator | ON Semiconductor |  |  |
MC100LVEL92 | Clock Management Design Using Low Skew and Low Jitter Devices | ON Semiconductor |  |  |
MC100LVEL92 | 5V Triple PECL Input to LVPECL Output Translator | ON Semiconductor |  |  |
MC100LVEL92DW | 5V Triple PECL Input to LVPECL Output Translator | ON Semiconductor |  |  |
MC100LVEL92DWG | 5V Triple PECL Input to LVPECL Output Translator | ON Semiconductor |  |  |