Charge-Sensitive Front End Circuits

Paul O'Connor, Brookhaven National Laboratory

IEEE Nuclear Sciences Symposium/Medical Imaging Conference/Workshop on Room Temperature Semiconductor Detectors November 5, 2001


Outline


- Custom monolithic front ends
 - advantages
 - access to technology
 - design tools
- Low noise analog design in monolithic CMOS
 - preamplifier design
 - shaping amplifier
- Circuit examples
- CMOS Scaling and Charge Sensitive Amplifier design
 - noise mechanisms in scaled devices
 - optimum capacitive match to detector
 - noise, dynamic range, and power vs. scaling length





Custom monolithic front ends


- advantages
- access to technology
- design tools
- Low noise analog design in monolithic CMOS
 - preamplifier design
 - shaping amplifier
- Circuit examples
- MOS Scaling and Charge Sensitive Amplifier design
 - noise mechanisms in scaled devices
 - optimum capacitive match to detector
 - noise, dynamic range, and power vs. scaling length




















Custom monolithics – technology options


- Bipolar
 - Workhorse of "old" analog
 - Available from a handful of vendors
 - Speed/power advantage over CMOS (diminishing)
 - Low integration density
- Standard CMOS
 - Suitable for most analog designs
 - Best for combining analog and digital
 - Highest integration density
 - Widely available
 - Short life cycle (3
 - years/generation)
 - Bicmos
 - Complex process, expensive


- JFET/CMOS
 - JFET has low 1/f noise but slow
 - Unavailable commercially
- Silicon on insulator (SOI)
 - Modest speed advantage for digital
 - Drawbacks for analog
- SiGe
 - Complexity equivalent to BiCMOS
 - Extremely fast bipolar device plus submicron CMOS
 - Availability increasing
- GaAs
 - Unsuitable for wideband analog






































Induced gate current noise

Channel voltage fluctuations change charge stored in gate-channel capacitance.

Noise current generator in parallel with input:

$$i_g^2 = 4kT \cdot \frac{\omega^2 C_{gs}^2}{5g_m} = \frac{4kTg_m}{5} \left(\frac{f}{f_T}\right)^2$$

For system with capacitive input,

$$e_g^2 = \frac{i_g^2}{\omega^2 C_{in}^2} = \frac{4kT}{5g_m} \left(\frac{C_{gs}}{C_{in}}\right)^2$$
$$R_n = R_{n0} \cdot \left[1 + \frac{1}{3} \left(\frac{C_{gs}}{C_{in}}\right)^2\right]$$

Increase in $R_n < 5\%$.


Input series noise: Example


N-channel MOSFET, 1.2 µm technology, for 20 pF detector.


W/L = 3300/1.2 biased to g_m = 5 mS (I_p = 200 $\mu\text{A})$


$$\begin{split} & {\sf K}_{\sf F} = 10^{-24} J \qquad {\sf C}_{{}_{0x}}{\sf W}{\sf L} = 6.7 \ {\sf p}{\sf F} \qquad {\rho_{\sf g}}^{\star}{\sf W}{\sf L} = 69 \ {\sf k}\Omega \qquad {\sf n}{=}66 \ {\sf or} \ 1 \\ & {\sf Rsubs} = 2{\sf k}\Omega/{\sf sq.}, \ {\sf d}/({\sf W}/{\sf n}) = 1 \end{split}$$


	e _n , nV/√Hz	R_{eq}, Ω
thermal	1.47	133
1/f (100kHz)	1.22	91
R _g , n = 1	9.60	5750
R _g , n = 66	0.15	1.3
bulk	0.80	40
induced gate	0.27	4.5
















































































































Spectroscopy amplifier (1989)





Technology	3.0 µm CMOS
Power Supply	+/- 5V
Chip size	2.5 x 2.5 mm
Channels	1
C _{det}	300 - 1000 pF
Reset	external resistor
Shaping	CR-RC ⁴ , 1.6 µs
ENC	3800 + 4.1 e ⁻ /pF
Power dissipation	96 mW


Z. Chang, W. Sansen, Low-Noise Wide-Band Amplifiers in Bipolar and CMOS Technologies, Kluwer 1991 Ch. 5


















BNL Preamp/Shaper ICs, 1995 - 2001

	Hi-res. Spectroscopy	RHIC - PHENIX	RHIC - STAR	LHC - ATLAS	Industry Partnership	NSLS - HIRAX	Units
DETECTOR	Si drift	Time Expansion	Silicon Vertex	Cathode Strip	CdZnTe gamma	Si Pixel	
		Chamber	Tracker	Chamber	ray detector		
Function	Preamp	Preamp/Shaper	Preamp/Shaper	Preamp/Shaper	Preamp/Shaper	Preamp/Shaper/ Counter	
CDET	0.3	30	3	50	3	1.5	
Peaking Time	2400	70	50	70	600:1200:2000:4 000	500:1000:2000:4 000	ns
Gain	10	2.4:12 - 10/25	40:70:90	4	30:50:100:200	750:1500	
Power	10	30	3.8	33	18	7	mW/channel
ENC	10	1250	400	2000	100	24	rms electrons
Dynamic Range	1250	4600	700	1900	5600		
Technology	CMOS 1.2 um	CMOS 1.2 um	Bipolar 4 GHz	CMOS 0.5 um	CMOS 0.5 um	CMOS 0.35 um	
Input Transistor	PMOS 150/1.2 um	NMOS 4200/1.2 um	NPN 10 uA	NMOS 5000/0.6 um	NMOS 200/0.6 um	PMOS 400/0.4 um	
Reset Scheme	Compensated PMOS, > 1GΩ	Polysilicon, 75 kΩ	Nwell, 250 kΩ	Compensated NMOS, 30 MΩ	Compensated PMOS	Compensated NMOS	
No. Channels	6	8	16	24	16	32	
Die Size	7.3	15	8	20	19	16	mm²





77

Outline


- Custom monolithic front ends
 - advantages
 - access to technology
 - design tools
- Low noise analog design in monolithic CMOS
 - preamplifier design
 - shaping amplifier
- Circuit examples
- CMOS Scaling and Charge Sensitive Amplifier design
 - noise mechanisms in scaled devices
 - optimum capacitive match to detector
 - noise, dynamic range, and power vs. scaling length


78








Year	85	88	91	94	97	00	02	04	07	10	13
Min. feature size [µm]	2	1.5	1.0	0.7	0.5	0.35	0.25	0.18	0.13	0.10	0.07
Gate oxide [nm]	44	33	22	16	11	7.7	5.5	4.0	2.9	2.2	1.6
Power supply [V]	5	5	5	5	5/3.3	3.3	2.5	1.8	1.2	1	.7
Threshold voltage [V]	1.0	0.9	0.8	0.7	0.6	0.5	0.45	0.4	0.3	0.3	0.3






























CMOS APS for particle detection/tracking


- Monolithic –special assembly technology not required
- Low cost
- > Low multiple scattering
- > Good spatial resolution (few μ m)
- Random access
- Integration of control and DSP
- Radiation tolerance (?)
- Special process S
- \bigcirc Collection time scales with pixel size
- Circuit architecture embryonic

93



Comparison of bump-bonded and active pixel sensors for tracking

	Bump-bonded sensor	Active pixel	
Technology	hybrid	monolithic	
MIP signal charge	< 24000	800	e-
ENC noise charge	100 – 300	20 – 50	e- rms
Pixel area	20,000	< 400	μm ²
Sensor capacitance	200	< 10	fF
Detector bias	100	1	V
Charge collection time	< 20	depends on pixel area	ns



97

Summary and Future Directions

- Today's monolithic technology can be used effectively for lownoise front ends.
- Technology scaling, by reducing the area and power per function, wil allow increasingly sophisticated signal processing on a single die.
- Integrated sensors will be developed for some X-ray and charged-particle tracking applications.
- Interconnecting the front end to the detector and to the rest of the system will continue to pose challenges.