

ZR6 SYSTEM BLOCK DIAGRAM

BOM MARK
 IV@: INT VGA
 EV@: STUFF FOR EXT VGA
 SP@: STUFF FOR UMA or VGA

REV:C

DDR3 PWR TPS51116 P36	CHARGER ISL6251 P32
THERMAL PROTECTION P40	3/5V SYS PWR ISL6237 P33
DISCHARGER P39	CPU CORE PWR OZ8116LN P35
VGA CORE OZ8118 P37	+1.05V UP6111AQDD P34

CLOCK GENERATOR
 ICS:
 SELGO: SLG8SP512TTR P2

XTAL
 14.318MHz

Penryn 479
 uFCPGA P3, P4

Thermal Sensor
 (G780-1P81U) P3

Fan Driver
 (G991) P25

DDRIII
 SO-DIMM 0
 SO-DIMM 1 P16

NB Cantiga
 (GM45/ PM45/ GL40)
 P5, P6, P7, P8, P9, P10, P11

NVIDIA N10M-GE1
 VRAM DDRII 512MB P17-P23

SWITCH CIRCUIT P24

HDMI switch (PS8101T) P24

CRT P24

LVDS P24

HDMI P24

HDD (SATA) * P25

ODD (SATA) P25

Ext USB Port x 2
 USB 0,1 P26

Int USB Port x 1
 USB 7 P26

Bluetooth
 USB5 P26

CCD
 USB11 P24

SB ICH9M
 P12,P13,P14,P15

PCI-Express

PCIE-1

Mini Card WLAN P26

Audio CODEC (CX20561) P27

EC (WPC775LDG) P31

Media Cardreader (RTS5159)
 USB2 P30

Atheros Giga-LAN (AR8131) P28

Audio Amplifier G1453L P27

MIC Jack P27

Int. MIC P27

Int. Speaker P27

SPI ROM P31

Touch Pad P25


K/B COON. P31

Card Reader Connector P30

Transformer P29


RJ45 P29

Clock Generator (CLK)




CPU Clock select

Pin 10/57/62 : For Pin CPU frequency selection




BSEL Frequency Select Table

FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
0	1	0	200Mhz
1	1	0	400Mhz
1	1	1	Reserved
1	0	1	100Mhz
1	0	0	333Mhz




CPU 1/2 (CPU)



CPU 2/2 (CPU)


U22D		
A4	VSS[001]	VSS[082]
A8	VSS[002]	VSS[083]
A11	VSS[003]	VSS[084]
A14	VSS[004]	VSS[085]
A16	VSS[005]	VSS[086]
A19	VSS[006]	VSS[087]
A23	VSS[007]	VSS[088]
AF2	VSS[008]	VSS[089]
B6	VSS[009]	VSS[090]
B8	VSS[010]	VSS[091]
B11	VSS[011]	VSS[092]
B13	VSS[012]	VSS[093]
B16	VSS[013]	VSS[094]
B19	VSS[014]	VSS[095]
B21	VSS[015]	VSS[096]
B24	VSS[016]	VSS[097]
C5	VSS[017]	VSS[098]
C8	VSS[018]	VSS[099]
C11	VSS[019]	VSS[100]
C14	VSS[020]	VSS[101]
C16	VSS[021]	VSS[102]
C19	VSS[022]	VSS[103]
C2	VSS[023]	VSS[104]
C22	VSS[024]	VSS[105]
C25	VSS[025]	VSS[106]
D1	VSS[026]	VSS[107]
D4	VSS[027]	VSS[108]
D8	VSS[028]	VSS[109]
D11	VSS[029]	VSS[110]
D13	VSS[030]	VSS[111]
D16	VSS[031]	VSS[112]
D19	VSS[032]	VSS[113]
D23	VSS[033]	VSS[114]
D26	VSS[034]	VSS[115]
E3	VSS[035]	VSS[116]
E6	VSS[036]	VSS[117]
E8	VSS[037]	VSS[118]
E11	VSS[038]	VSS[119]
E14	VSS[039]	VSS[120]
E16	VSS[040]	VSS[121]
E19	VSS[041]	VSS[122]
E21	VSS[042]	VSS[123]
E24	VSS[043]	VSS[124]
F5	VSS[044]	VSS[125]
F8	VSS[045]	VSS[126]
F11	VSS[046]	VSS[127]
F13	VSS[047]	VSS[128]
F16	VSS[048]	VSS[129]
F19	VSS[049]	VSS[130]
F2	VSS[050]	VSS[131]
F22	VSS[051]	VSS[132]
F24	VSS[052]	VSS[133]
G4	VSS[053]	VSS[134]
G1	VSS[054]	VSS[135]
G23	VSS[055]	VSS[136]
G26	VSS[056]	VSS[137]
H3	VSS[057]	VSS[138]
H6	VSS[058]	VSS[139]
H21	VSS[059]	VSS[140]
H24	VSS[060]	VSS[141]
J2	VSS[061]	VSS[142]
J5	VSS[062]	VSS[143]
J22	VSS[063]	VSS[144]
J25	VSS[064]	VSS[145]
K1	VSS[065]	VSS[146]
K4	VSS[066]	VSS[147]
K23	VSS[067]	VSS[148]
K26	VSS[068]	VSS[149]
L3	VSS[069]	VSS[150]
L6	VSS[070]	VSS[151]
L21	VSS[071]	VSS[152]
L24	VSS[072]	VSS[153]
M2	VSS[073]	VSS[154]
M5	VSS[074]	VSS[155]
M22	VSS[075]	VSS[156]
M25	VSS[076]	VSS[157]
N1	VSS[077]	VSS[158]
N4	VSS[078]	VSS[159]
N23	VSS[079]	VSS[160]
N26	VSS[080]	VSS[161]
P3	VSS[081]	VSS[162]
		VSS[163]



VCC:38A (Low power type)
VCC:47A (Standard type)

Layout Note:
Inside CPU center cavity in 2 rows

VCCP : 2.5A(Supply after VCC Stable)
4.5A(Supply before VCC Stable)



Layout Note:
Place these parts
reference to Intel demo
board.

VCCA:130mA

Layout Note:
Z0=27.4,PU/PD L<1"

Montevina platform : Early Reference Board Schematics Feb 2007. Rev 1.0
stuff 22U*34, NC 22U*2
stuff 330U*2, NC330U*2

Quanta Computer Inc.

PROJECT : ZR6


CPU Power

Size	Document Number	Rev 1A
Date:	Monday, April 13, 2009	Sheet 4 of 42




GMCH-CANTIGA(CLG)

	QCI P/N
Intel Cantiga (G)M	AJSLB940T04
Intel Cantiga (P)M	AJSLB970T06
Intel Cantiga (G)L A1	AJSLGGM0T04


3 H_D#0..63



H_A#[3..35] 3



HOST



Quanta Computer Inc.
PROJECT : ZR6
GMCH HOST



Size Document Number Rev 1A
Date: Monday, April 13, 2009 Sheet 5 of 42

GMCH-CANTIGA(CLG)

IV&EV Dis/Enable setting



If LVDS no use, all signal can NC

IV@
EV@
SP@




HSYNC/VSYNC serial R place close to NB



CRTIREF pull down for IV cantiga 1.02k ohm/F



L<0.5", If PCIe not support still connect to +VCC_PEG



Can support reversal routing. If CFG9=1, PCI Express is normal operation. If CFG9=0, then PEG_TXP0 becomes PEG_TXP15, PEG_TXP1 becomes PEG_TXP14, PEG_TXP2 becomes PEG_TXP13, etc. similarly for PEG_RXP[15:0] and PEG_RXN[15:0]




IV&EV Dis/Enable setting
 <5/31>Montevina_Schematics_Checklist_Rev0_8
 a) For TVOUT Disabled, TV_DCONSEL[1:0] Connect to GND. But design guide Rev0.7 show NC. What is correct.
 b) For CRT DAC Disable, CRT_DDC_CLK, CRT_DDC_DATA, CRT_HSYNC, CRT_VSYNC these signals should be connected to GND. But design guide Rev0.7 show NC, Intel suggest follow Design guide.

<check list> For EV@
 CRT R/G/B 0ohm to GND
 CRTIREF 0ohm to GND

<check list> For IV@
 CRT R/G/B 150ohm to GND
 CRTIREF 1Kohm to GND

For topology without the analog switch - if the total motherboard route length is less than 12", the recommended reference resistor value is 1 kΩ ±1%



CRT R/G/B
 For IV: 150ohm
 For EV: 0ohm




Quanta Computer Inc.
 PROJECT : ZR6
 GMCH VGA


Size: Document Number: Rev 1A
 Date: Monday, April 13, 2009 Sheet 7 of 42

GMCH-CANTIGA(CLG)

16 M_A_DQ[63:0]




DDR SYSTEM MEMORY A




CANTIGA_PM

17 M_B_DQ[63:0]



DDR SYSTEM MEMORY B



CANTIGA_PM

Quanta Computer Inc.
 PROJECT : ZR6

Size	Document Number	Rev
	GMCH DDRIII	1A
Date:	Monday, April 13, 2009	Sheet 8 of 42


IV@

SP@

Power consumption reference to Intel 644135 Cantiga chipset EDS Volume1. Section 10
 GM TDP 10.5-12W
 GS TDP 7-8W
 PM TDP 7W

Intel check list(Rev 0.8)
 No description for VCC_SM bulk CAP
 Intel CRB(Rev 0.7)
 330U*1 Reserve near to power
 330U*1 near to NB

Intel check list(Rev 0.8)
 270U*1 near to power(+V1.05M).
 270U*2 near to NB
 Intel CRB(Rev 0.7)
 270U*3 near to power(+V1.05M).
 270U*1 near to NB
 ESR=12m ohm



Voltage regulator is shared between the Graphics Core Rail.
 VCCA_HPLL, VCCA_MPLL, VCCA_PEG_PLL, VCCD_PEG_PL, VCCA_SM_CK, VCCA_DPLLA, VCCA_DPLLB, VCCD_HPLL, VCCA_SM, VCCA_AXF

1.05V
 Graphics core
 VCC_AXG
 VCC_AXG_NCTF
 6326.84mA

1.8V
 Internal connect to power

Intel check list(Rev 0.8)
 220U*2 near to NB(ESR=15m ohm)
 Intel CRB(Rev 0.7)
 270U*4 near to power(+V1.05S).
 330U*2 near to NB

IV&EV Dis/Enable setting
 Design guide(Table 72)
 For INT VGA disable.VCC_AXG power can connect to GND

VCC_NCTF
 1210.34mA_EV
 1930.4mA_IV
 ME Engine
 508.12mA
 Total Max=2438.52mA



1. Route VCC_AXG_SENSE and VSS_AXG_SENSE differentially
2. VCC_AXG_SENSE PU to +V_GFX_CORE_INT with 10ohm and VSS_AXG_SENSE PD with 10ohm for Intel suggest

NB Power Status and max current table(1/3)

POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VCC(EXT_VGA)	O	X	X	+1.05V	2178mA	
VCC(INT_VGA)	O	X	X	+1.05V	2899mA	
VCC_AXG	O	X	X	+1.05V	8700mA	Graphics Core
VCC_SM(800)	O	O	X	+1.8VSUS	3A	(DDRII-667) 2.6A
VCC_SM(Standby)	O	O	X	+1.8VSUS	1mA	Self Refresh during S3

(See NB EDS Rev.1.0 Section 10.1 for max current)
 (See NB EDS Rev.1.0 Section 12.2 for DC voltage)

GMCH-CANTIGA(CLG)




Quanta Computer Inc.
PROJECT : ZR6

Size Document Number **GMCH VSS** Rev 1A


Date: Monday, April 13, 2009 Sheet 11 of 42

IV@
EV@

ICH9M(CLG)




HD Audio



South Bridge Strap Pin (1/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD															
HDA_DOCK_EN/ GPIO33	Flash Descriptor Security Override Strap	PWROK	0 = The Flash Descriptor Security will be overridden. 1 = The security measures defined in the Flash Descriptor will be in effect	This strap should only be enabled in manufacturing environments using an external pull-up resistor.															
SATALED#	PCI Express Lane Reversal (Lanes 1-4)	PWROK	Internal PU																
TP3	XOR Chain Entrance	PWROK	<table border="1"> <thead> <tr> <th>ICH_TP3</th> <th>HDA_SDOUR</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>RSVD</td> </tr> <tr> <td>0</td> <td>1</td> <td>Enter XOR Chain</td> </tr> <tr> <td>1</td> <td>0</td> <td>Normal operation(Default)</td> </tr> <tr> <td>1</td> <td>1</td> <td>Set PCIe port config bit 1</td> </tr> </tbody> </table>	ICH_TP3	HDA_SDOUR	Description	0	0	RSVD	0	1	Enter XOR Chain	1	0	Normal operation(Default)	1	1	Set PCIe port config bit 1	
ICH_TP3	HDA_SDOUR	Description																	
0	0	RSVD																	
0	1	Enter XOR Chain																	
1	0	Normal operation(Default)																	
1	1	Set PCIe port config bit 1																	
HDA_SDOUR	XOR Chain Entrance /PCI Express* Port Config 1 bit 1(Port 1-4)	PWROK																	



RTC



Quanta Computer Inc.
PROJECT : ZR6

Size Document Number ICH9M HOST Rev 1A


Date: Monday, April 13, 2009 Sheet 12 of 42



PME# internal PU 18K~42K

PLACE NEAR ICH9 WITHIN 600 MIL

L<0.5", Avoid routing next to clock/high speed signals!







South Bridge Strap Pin (2/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD						
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0							
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default							
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default							
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default	GNT3# R309 *1K_4						
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable	SPI_MOSI R277 *10K_4 +3V_S5						
GNT0#	Boot BIOS Selection 0	PWROK	<table border="1"> <tr><td>PCI_GNT#0</td><td>SPI_CS#1</td><td>Boot Location</td></tr> <tr><td>0</td><td>1</td><td>SPI</td></tr> </table>	PCI_GNT#0	SPI_CS#1	Boot Location	0	1	SPI	GNT0# R293 *1K_4
PCI_GNT#0	SPI_CS#1	Boot Location								
0	1	SPI								
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	<table border="1"> <tr><td>1</td><td>0</td><td>PCI</td></tr> <tr><td>1</td><td>1</td><td>LPC(Default)</td></tr> </table>	1	0	PCI	1	1	LPC(Default)	SPI_CS1# R274 *1K_4
1	0	PCI								
1	1	LPC(Default)								

ICH9M(CLG)

D3A:(I/31) ASSE:when iAMT is not implemented, ICH9M SMBus and SMLink should be connected together to support slave mode
 Connect SMLINK0 to SMBCLK and SMLINK1 to SMBDATA (Add R474, R475 for debug use)

SATA[x]IGP pins if unused require 8.2-k to 10-k pull-up to Vcc3.3 or 8.2-k to 10-k pull-down to ground







<Checklist ver0.8>
 If integrated LAN is not used LAN_RST# tie to GND.NC serial R from RSMRST#
 If Intel LAN is used with Wake On LAN, tie LAN_RST# to RSMRST# and NC 0ohm

CL_PWROK must not assert after PWROK asserts for iAMT.
 CL_PWROK to the NB and SB should be connected to existing PWROK inputs on the NB and SB on a platform with no iAMT

TPM Physical Presence for iTPM.

Stuff	HDMI SET
R583	HDMI
R315	No HDMI




ID0=0 -->ZK6, ID0=1 -->ZR6
 ID1=0 -->UMA, ID1=1 -->Discrete

Board ID	ID3	ID2	ID1	ID0
A-SMT, ID1=0 -->UMA, ID1=1 -->Discrete	0	0	0/1	1
	0	0	0/1	1
	0	0	0/1	1
	0	0	0/1	1

South Bridge Strap Pin (3/3)






Pin Name	Strap description	Sampled	Configuration	PU/PD
GPIO20	Reserved	PWROK		
SPKR	No Reboot	PWROK	0 = Default 1 = No Reboot mode	PCSPK R271 *1K 4 +3V
GPIO49	DMI Termination Voltage	PWROK	0 = for desktop applications 1 = for mobile applications Internal PU	DMI_TERM_SEL R485 *1K 4



Quanta Computer Inc.
 PROJECT : ZR6

Size Document Number ICH9M GPIO Rev 1A

Date: Monday, April 13, 2009 Sheet 14 of 42




Quanta Computer Inc.


PROJECT : ZR6

Size Document Number **DDR3 DIMM-0(H=5.2)** Rev 1A

Date: Monday, April 13, 2009 Sheet 16 of 42




Place these Caps near So-Dimm1.



Quanta Computer Inc.
PROJECT : ZR6

Size	Document Number	Rev
	DDR3 DIMM-1(H=9.2)	1A




Date: Monday, April 13, 2009 Sheet 17 of 42




Quanta Computer Inc.
PROJECT : ZR6

Size	Document Number	Rev
		1A
NV10X (PCIE I/F) 1/5		
Date:	Monday, April 13, 2009	Sheet 18 of 42

NV10M (VGA)




NV10M (VGA)



Nvidia Propose Remove C3134, C3681, R3092, R3402, R3063, R3064, C3076

Delete T31




HD Audio Level :3V


Nvidia Request

N10P-GE1 (G96) Straps
N10M-GE1 (G98) Straps
GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	IN	N/A	PRIMARY DVI HOTPLUG
1	IN	N/A	SECONDARY DVI HOTPLUG
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NV_VDD VID0
6	OUT	N/A	NV_VDD VID1
7	OUT	N/A	FB_VDD VID0
8	IN	LOW	THERMAL ALERT
9	OUT	LOW	FAN PWM
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	AC DETECT
13	OUT	LOW	PS CONTROL OR HDMI_CEC
14	OUT	HIGH	PS CONTROL






SEE Datasheet for details on G10x Straps!





Logical Strap Bit Mapping

PCI_DEVID:	STRAP2	R414	PU-VDD	PD
NB9M-GE	0x06E 8	1000	5K	1000 0000
NB9M-GS	0x06E 9	1001	10K	1001 0001
NB9P-GE2	0x064 8	1000	15K	1010 0010
NB9P-GS	0x064 9	1001	20K	1011 0011
N10P-GE1	0x065 2	0010	25K	1100 0100
N10M-GE1	0x06E C	1100 default	30K	1101 0101
			35K	1110 0110
			45K	1111 0111



R386	Config	Definitions	Die
CS25102FB02 5K	64Mx16 DDR2	Hynix	E
CS31002FB26 10K	64Mx16 DDR2	Samsung	Q
CS32002FB29 20K	64Mx16 DDR2	Samsung	E









NVVDD Decoupling



Follow Design Guide DG-03276-001 4.7uF x3 and 0.22x10 uF instead of 0.1uF x10




NV10M (VGA)



CS14752FB11 RES CHIP 475 1/16W +-1%(0402)


(By pass capacitor)



For DB:

N10P/N10M : AKD5LG-T510(Samsung,64M*16)

AKD5LG-TW02(Hynix,64M*16)



Quanta Computer Inc.


PROJECT : ZR6

Size Document Number Rev 1A

NV10X VRAM-1(GDDR2 BGA84)

Date: Monday, April 13, 2009 Sheet 23 of 42

CRT(CRT)



LVDS(LDS)




Lid Switch (HSR)




LCD_ON(LDS)

PANEL VCC CONTROL





Backlight Control(LDS)





LCD EDID Smbus PU




HDMI (HDM)




Camera(CCD) Modify



SATA HDD(HDD)




SATA ODD(ODD)




LED(UIF)


Power / Suspend : Green / Amber




Power Button (UIF)



FAN(THM)




TP CONN




Quanta Computer Inc.
PROJECT : ZR6

Size	Document Number	Rev
	HDD/ODD/LED/SW/TP/FAN/MMB	1A
Date:	Monday, April 13, 2009	Sheet 25 of 42


MINI-CARD(MPC)





Bluetooth(BTM)




INT. USB(USB)



EXT. USB(USB)



(OTH)




Quanta Computer Inc.


PROJECT : ZR6

Size	Document Number	Rev
	MINI/USB/BT/HOLE	1A
Date:	Monday, April 13, 2009	Sheet 26 of 42


Codec CX20561-15Z (ADO)




Speaker Amplifier(AMP)




LINE OUT(AMP)




AMP Power(AMP)




CODER Power(ADO)




MIC(AMP)





SPEAKER(AMP)




ESD(AMP)




MUTE (AMP)




LAN Controller




Decoupling CAP



PLACE NEAR IC SIDE




EEPROM




Quanta Computer Inc.
PROJECT : ZR6


Size	Document Number	Rev
	AR8131 GLAN	1A
Date:	Monday, April 13, 2009	Sheet 28 of 42




TRANSFORMER




RJ45




 Quanta Computer Inc. PROJECT : ZR6		Rev 1A
Date: Monday, April 13, 2009		Sheet 29 of 42

(MMC)




4 IN 1 CARD READER

30




CARDREADER POWER



Quanta Computer Inc.
PROJECT : ZR6

Size	Document Number	Rev
	CARD READER RTS5159	1A
Date:	Monday, April 13, 2009	Sheet 30 of 42



Use Z06 conn for A-SMT
B change to XXXXXX

CELL-SET = Hi ----> Cells = VDD ---->4S
CELL-SET = Low ----> Cells = GND ---->3S

$$LIM = (1/R2) * (((0.05/VREF=2.39) VACLIM) + 0.050)$$

$$CURRNT LIMIT POINT = (90w/19v) * 0.85 = 4.026A$$


$$4.026A = (1/0.02) * (((0.05/2.365) VACLIM) + 0.05)$$

$$VACLIM = (((33//152) / ((33//152) + 19.6//152)) * VREF$$

R2=adapter current sense resistnece

Quanta Computer Inc.
PROJECT : ZR6

Size	Document Number	Rev
	Charger (ISL6251A)	1A
Date:	Monday, April 13, 2009	Sheet 32 of 42





$R_{ds} * OCP = RILIM * 20\mu A$

$V_{OUT} = (1 + R1/R2) * 0.75$


$TON = 3.85p * R_{TON} * V_{out} / (V_{in} - 0.5)$
 $Frequency = V_{out} / (V_{in} * TON)$
 $TON = 3.85p * 1M * 1 / (V_{in} - 0.5)$
 $Frequency = 1 / (0.0036767) = 272K$

AOL1412 $R_{dson} = 4.6m\Omega$
OCP = 16 - 0.8A
L(ripple current)
 $= (19 - 1.05) * 1.05 / (1\mu * 272k * 19)$
 $\sim 3.646A$
 $4.6m * 12 = RILIM * 20\mu A$
RILIM = 2.76K --- 2.8K




Quanta Computer Inc.
PROJECT : ZR6

Size	Document Number	Rev
	VCCP 1.05V(UP6111A)	1A
Date:	Monday, April 13, 2009	Sheet 34 of 42




Close to Phase 1 Inductor

Throttling temp. 105 degree C

Close to Phase 1 Inductor


Parallel

Quanta Computer Inc.
PROJECT : ZR6
CPU CORE (ISL6266A)
 Date: Monday, April 13, 2009 Sheet 35 of 42






$$V_{out} = (PR150/PR149) \times 0.75 + 0.75$$


AO1412 $R_{dson} = 3. \sim 4.6m\Omega$
 OCP = 15.5 + 0.5A
 $I_L(\text{ripple current}) = (19 - 1.8) \times 1.8 / (2.2\mu \times 400k \times 19) \sim 1.03A$
 $4.6m \times 16 = RILIM \times 10\mu A$
 $RILIM = 5.06K \sim 5.1K$
 $(10\mu \times PR154) / R_{dson} + \Delta I / 2 = I_{ocp}$




31,34,36,38,39 MAINON







 Quanta Computer Inc. PROJECT : ZR6		Rev 1A
Thermal Protection		
Date:	Monday, April 13, 2009	Sheet 40 of 42

MODEL: REV

CHANGE LIST

PAGE	MODEL	
	FROM	TO
1	1A	
2	1A	3B
3	1A	
4	1A	
5	2A	
6	1A	
7	1A	
8	1A	
9	3A	
10	3A	
11	1A	3B
12	1A	
13	1A	
14	3A	
15	2A	
16	1A	
17	3A	3B
18	2A	
19	3A	
20	1A	
21	3A	
22	1A	
23	3A	
24	3A	
25	2A	
26	3A	
27	2A	
28	3A	
29	3A	3B
30	1A	
31	3A	
32	2A	
33	2A	
34	2A	
35	2A	3B
36	2A	
37	2A	
38	2A	
39	3A	3B
40		

A

First release

B

Page23:Change C209,C522,C567,C533 from CH31003MB14 to CH41002KB93
Page10:change net name +1.8VSUS_TXLVDS-->+1.5VSUS_TXLVDS,+1.8VSUS_VCC_SM_CK-->+1.5VSUS_VCC_SM_CK
Page24:change R174 from 100k to 470K,Del R177 to solve Hall sensor issue
Page25:U12 No stuff and Del R248 to no stuff
Page12:Change R543,R542,Q31 to no stuff,because ZR6 battery can't charging
Page21:VGA ID pin R387 stuff 15k,R382 stuff 45.3K,R414 stuff 25K,R381/R415 no stuff
Page14:MB ID pinR298 Value change to EV@,R308 Valule change to IV@
Page26:change L25 layout and del RN19 and change L23 layout and del RN14
Page24:change L1 layout and del RN1
Page24:Change LCD connector(OT2)
Page33:Mirror the PJ2 connector
Page26:change CN19 footprint to mipci800055fb052g100p1-52p-ldv as ZG5 and Del debug card 0 ohm R518,R517,R514,R511,R510,R315,R310
Page6:Change DD3 power OK circuit as ZK6
Page26:Del R520,R529 and change R538,R536,R532 footprint to short pad
Page24:U11 add pin 49 to thermal pad gnd
Page25:Change CN3 footprint to af7121-a2glt-12p-1-zr6
Page32:Change CN2 footprint to 88502-260N-26P-L-ZR6
Page29:Change U21 footprint to trf-10-1-24p-zr6
Page27:Change U33 footprint to tqfn48-7x7-5-49p-zr6
Page26:Change CN8 footprint to bli123-10r-10p-1-zr6
Page25:Change D1 `D2 `D3 footprint to led-ht-110nb5-3p-zr6
Page27:Change CN18 Part Number to DFTJ06FR212 and Change CN21 Part Number to DFTJ06FR211
Page33:Change PJ1 Part Number to DFHD08MR064 for ZR6
Page17:Change C502 to no stuff for cost down
Page26:Change CN8 footprint to bli123-10r-10p-1-zr6& Partumber change to DFFC10FR017
Page2:Del RN15,RN36,RN18,RN22,RN20,RN24,RN23 for cost down &Change R252,R244,R499 to short pad
Page4:Change C58 to No stuff
Page29:change R366,R367,R357,R358 to short pad for cost down
Page27:change R506,R508,R535,R345 to short pad for cost down
Page24:Del R346,R7 for cost down
Page25:Del R218,R407 for cost down
Page26:change C683,C675 to no stuff
Page31:Add C715 for EMI
Page31:Del C466,C467,L35 for cost down
Page24:Add CN1 Pin33,Pin34 to GND ,Add R248,R218 for HDMI and Add L52,L53,L54,L55 for EMI
Page10:change L38 to R037
Page2:Add R511 for Mini_CLKREQ# pull up
Page40:change +3VSUS to +3V_S5,HWPG_1.5V to HWPG_1.8V
Page24:1.Del R248,R218,2.L19,L21 change to R218,R234,3.change D14,D15,R196,R197,R203,R200 vaule to stuff
Page12:Change C450,C451 to 18P
Page28:Change C19,C22 to 33P
Page21:Add MXM ACIN circuit,R177R182,Q33,Q32,R183
Page27:change R574 to no stuff and R541 to stuff
Page24:Add D44 and Del R410
Page28:change R39,R38,U4,C46 to no stuff
Page18-23:change T65,T74,T11,T69,T68,T64,T67,T70,T73,T66,T72,T71 footprint to T3050
Page26:Change C629 to 100uf and C636 to no stuff
Page6:change R175 and R181 to 47K for HDMI vender request
Page24:Change R197,R200 to EV@

ZR6 MB

MB Assy' P/N: 31ZR6MB0000/10/20/30/40/50/60/70


Project :ZR6 MB

Document No.:

Approved by : Johnny O

Drawing by :Andy Chen

DATE: 2009/03/04



Quanta Computer Inc.
PROJECT : ZR6

Size Document Number
Thermal Protection Rev 1A

Date: Monday, April 13, 2009 Sheet 41 of 42

MODEL: REV

CHANGE LIST

PAGE	MODEL ZR6 MB	
	FROM	TO
1	1A	
2	1A	3B
3	1A	
4	1A	
5	2A	
6	1A	
7	1A	
8	1A	
9	3A	
10	3A	
11	1A	3B
12	1A	
13	1A	
14	3A	
15	2A	
16	1A	
17	3A	3B
18	2A	
19	3A	
20	1A	
21	3A	
22	1A	
23	3A	
24	3A	
25	2A	
26	3A	
27	2A	
28	3A	
29	3A	3B
30	1A	
31	3A	
32	2A	
33	2A	
34	2A	
35	2A	3B
36	2A	
37	2A	
38	2A	
39	3A	3B
40		

ZR6 MB

B

C

D

E

Page6:change R175 and R181 to 4.7K for HDMI vender request

Page10:change net name +1.5VSUS_TXLVDS--> +1.8V_TXLVDS

Page3:Del Q5,Q6,R62,R63

Page3:change Par Number from AL000780000 to AL000780003 for thermal sensor address change to 9AH

Page21:Del Q10,Q9,R96,R86

Page27:R574 stuff and R541 no stuff

Page31:R300,R301 stuff thermal sensor

Page37:change PC65,PC67 to 150pF

Page28:change U2 PartNumber from AL008131001 to AL008131002(LAN chip)

Page27:change R530,R533 from 10 ohm to 5.1 ohm for headphone

Page27:change CN8 (usb) 12 pin board to board

Page26:Change CN5 footprint to cwy027-b0glz-2p-1,CN16(USB)footprint change to usb-c107h6-10405-1-4p-r-v-nb4

Page30:Change CN7 footprint to 4IN1-R015-212-LM-42P-H-nb4

Page32:PJ1 footprint change to bat-btj-08qn0b-8p-r-v-nb4

Page32:Del R510,change Hole15 footprint from h-tc315bc433d106p2 to h-tc315bsd106p2

Page04:change C493 to no stuff

Page27:Del T77 and Add R62

Page26:change Hole21 footprint to h-c236d142pt-8

Page24:Change D1 ·D2 ·D3 footprint to led-ht-110nb5-3p

Page24:Change R218,R234 to shortpad

Page26:Change R310 to shortpad

Page10:Change R91,R307,R418,R466,R469 to shortpad

Page29:Add C466,C467 for EMI,Add R358,R357,R366,R367 and change DGND to LAN GND

Page26:Add C716 for EMI

Page30:Change L34 to 0 ohm and C715 to 10P,Change R512,R525,R528,R527 to 20K 1% and Change R526,R515,R524,R522 to 47K 1%

Page25:Change R1,R4,R10,R365,R369,R368 to 221 ohm and Change D1,D2,D3 part number

Page14:Change R282 to no stuff

Page28:Change R26 to no stuff

Page26:Change Hole29 part number to MBZR6005010

Page29:Del net name LAN_LNK_LED_FWR

Page14:Add R583 and R315 at GPIO7 for HDMI option,change R583 to no stuff and R315 to stuff

Page24:change HDMI item to no stuff(remove this function)

Page12:change R225,R216,R241,R220,R219,R215,R213,R214,R228,R227 to no stuff for remove HDMI Audio

Page26:Change Hole 16 footprint as hole1

Page37:change PR97,PR98 to short-pad ,change PU4 OZ8116 change to OZ8111 for cost issue ,Del PC62

Page27:C670 change value from 1U to 4.7U (CH5471M9907)

Page29:change c478 from 1000p to 220p.(CH122GK1I10)

Page28:change C18 from 0.1u to 1000p (CH21006JB10),change C20 from 0.1u to 1u (CH5102K9B06) ,ADD C723 0.1u (CH41002KB93) ,ADD C720 1u (CH5102K9B06)

Page25:change DHP00DA1G03->DHPTME53201

Page24:add C722 (CH6101M9905) to solve ISN issue

Page27:the PC beep will change Gain from -6db to -18 db , so R559 needs stuff 10k on all BOM.

Page34:change PC133 from CC7560JMZ15 to CC7560JMZ02 for cost down


Page36:change PC139 from CC7560JMZ15 to CC7560JMZ02 for cost down

Page38:change PC156 from CC7560JMZ15 to CC7560JMZ02 for cost down

Page33:change PC158,PC162 from CC73301MZB2 to CC73301MZ04 for cost down

Page37:change PQ6,PQ7 from BAM700200F6 to BAM601K0003 for cost down

MB Assy' P/N: 31ZR6MB0000/10/20/30/40/50/60/70	Project :ZR6 MB	Document No.:
Approved by : Johnny O	Drawing by :Andy Chen	DATE: 2009/03/04



Quanta Computer Inc.
PROJECT : ZR6

Size Document Number Rev 1A
Thermal Protection

Date: Monday, April 13, 2009 Sheet 42 of 42