

# WinSpice 5.3 User Manual

This version of WinSpice is supplied with Andresen Software's 5Spice

---

*by Andresen Software*

## A Spice reference manual for 5Spice users

**7/14/2018**

**Mike Smith**

**© 2012 Mike Smith**

Products that are referred to in this document may be either trademarks and/or registered trademarks of the respective owners. The publisher and the author make no claim to these trademarks.

Much of this manual is from the original University of California Spice3 manual which was never too accurate. A number of topics have been revised to reflect WinSpice 5.3, in a few cases possibly correcting the original manual. 5Spice users please report problems with the manual to [support@5Spice.com](mailto:support@5Spice.com)

The publisher and the author assume no responsibility for errors or omissions, or for damages resulting from the use of information contained in this document or from the use of programs and source code that may accompany it. In no event shall the publisher and the author be liable for any loss of profit or any other commercial damage caused or alleged to have been caused directly or indirectly by this document.

# Table of Contents

Foreword	0
<b>Part I INTRODUCTION</b>	<b>9</b>
1 Analyses Summary.....	10
DC Analysis .....	10
AC Small-Signal Analysis .....	10
Transient Analysis .....	10
Pole-Zero Analysis .....	11
Small-Signal Distortion Analysis .....	11
Sensitivity Analysis .....	11
Noise Analysis .....	12
Analysis At Different Temperatures .....	12
2 Installation .....	13
3 Running WinSpice.....	14
4 Uninstalling WinSpice.....	16
5 Command Line Options.....	16
<b>Part II Circuit Description</b>	<b>19</b>
1 General Structure And Conventions.....	19
2 Title and .END Lines.....	20
3 Comment Line, comments.....	21
4 Continuation Line.....	22
5 Naming .....	22
6 Device .MODEL Line.....	23
7 SUBCIRCUITS.....	25
.SUBCKT Line .....	25
.ENDS Line .....	26
.GLOBAL Line .....	26
Xxxxx: Subcircuit Calls .....	26
.INCLUDE Lines .....	26
.LIB Lines (Pspice-style) .....	27
.LIB Lines (HSPICE-style) .....	28
<b>Part III CIRCUIT ELEMENTS AND MODELS</b>	<b>30</b>
1 Elementary Devices.....	30
Resistors .....	31
Semiconductor Resistors.....	32
Semiconductor Resistor Model (R or RES).....	32
Capacitors .....	33
Semiconductor Capacitors.....	34
Semiconductor Capacitor Model (C).....	34
Lxxxx: Inductors .....	35
Kxxxx: Coupled (Mutual) Inductors .....	36
Pxxxx: Saturating Magnetic Core .....	36

<b>Controlled Switches</b> .....	<b>36</b>
Sxxxx: Voltage Controlled Switch.....	36
Wxxxx: Current Controlled Switch.....	37
Spice Switch Model (SW/CSW).....	37
PSpice Switch Model (ISWITCH/VSWITCH).....	39
<b>Ixxxx and Vxxxx: Independent Sources</b> .....	<b>41</b>
PULSE(): Pulse.....	42
SIN(): Sinusoidal.....	43
EXP(): Exponential.....	44
PWL(): Piece-Wise Linear.....	45
SFFM(): Single-Frequency FM.....	45
<b>Linear Dependent Sources</b> .....	<b>46</b>
Gxxxx: Linear Voltage-Controlled Current Sources.....	46
Exxxx: Linear Voltage-Controlled Voltage Sources.....	46
Fxxxx: Linear Current-Controlled Current Sources.....	46
Hxxxx: Linear Current-Controlled Voltage Sources.....	46
<b>Dependent Sources using POLY()</b> .....	<b>47</b>
Voltage-Controlled Current Sources.....	48
Voltage-Controlled Voltage Sources.....	48
Current-Controlled Current Sources.....	49
Current-Controlled Voltage Sources.....	49
<b>Non-linear Dependent Sources</b> .....	<b>50</b>
Bxxxx: Non-linear Dependent Sources.....	50
Exxxx: Non-linear Voltage Controlled Voltage Source.....	55
Gxxxx: Non-linear Voltage Controlled Current Source.....	56
<b>Txxxx: Lossless Transmission Lines</b> .....	<b>56</b>
<b>Oxxxx: Lossy Transmission Lines</b> .....	<b>57</b>
Lossy Transmission Line Model (LTRA).....	57
<b>Uxxxx: Uniform Distributed RC Lines</b> .....	<b>59</b>
<b>Uxxxx: Digital Logic Gates</b> .....	<b>59</b>
<b>2 Semiconductors</b> .....	<b>59</b>
<b>Dxxxx: Junction Diodes</b> .....	<b>60</b>
Diode Model (D).....	60
<b>Qxxxx: Bipolar Junction Transistors (BJTs)</b> .....	<b>61</b>
BJT Models (NPN/PNP).....	62
<b>Jxxxx: Junction Field-Effect Transistors (JFETs)</b> .....	<b>65</b>
JFET Models (NJF/PJF).....	65
<b>Mxxxx: MOSFETs</b> .....	<b>66</b>
MOSFET Models (NMOS/PMOS).....	67
MOSFET Model Parameters.....	70
VDMOS Model.....	75
<b>Zxxxx: MESFETs</b> .....	<b>79</b>
MESFET Models (NMF/PMF).....	79
<b>Part IV EXTENDED SYNTAX</b> .....	<b>82</b>
<b>1 *INCLUDE</b> .....	<b>82</b>
<b>2 *DEFINE</b> .....	<b>83</b>
<b>3 Parameters &amp; Parameter Passing</b> .....	<b>84</b>
.PARAM .....	86
<b>Passing Parameters To Subcircuits</b> .....	<b>87</b>
<b>Default Subcircuit Parameters</b> .....	<b>88</b>

## Part V ANALYSIS AND OUTPUT CONTROL 90

1	Analysis Commands.....	90
	.AC: Small-Signal AC Analysis .....	90
	.DC: DC Transfer Function .....	90
	.DISTO: Distortion Analysis .....	91
	.NOISE: Noise Analysis .....	92
	.OP: Operating Point Analysis .....	94
	.PZ: Pole-Zero Analysis .....	94
	.SENS: DC or Small-Signal AC Sensitivity Analysis .....	95
	.TEMP: Temperature Sweep .....	95
	.TRAN: Transient Analysis .....	96
	.TF: Transfer Function Analysis .....	96
2	Initial Conditions.....	97
	.NODESET: Specify Initial Node Voltage Guesses .....	97
	.IC: Set Initial Conditions .....	97
3	.OPTIONS: Simulator Variables.....	98
4	Batch Output.....	103
	.SAVE Lines .....	103
	.PRINT Lines .....	103
	.PLOT Lines .....	104
	.FOUR: Fourier Analysis of Transient Analysis Output .....	105

## Part VI INTERACTIVE INTERPRETER 107

1	Command Interpretation.....	107
2	Commands.....	108
	Ac: Perform an AC frequency response analysis .....	108
	Alias: Create an alias for a command .....	108
	Alter: Change a device or model parameter .....	108
	Asciiplot: Plot values using old-style character plots .....	108
	Bug: Mail a bug report .....	109
	Cd: Change directory .....	109
	Cross: Create a new vector .....	109
	Dc: Perform a DC-sweep analysis .....	110
	Define: Define a function .....	110
	Delete: Remove a trace or breakpoint .....	110
	Destroy: Delete a data set (plot) .....	110
	Diff: Compare vectors .....	110
	Display: List known vectors and types .....	111
	Disto: Perform a distortion analysis .....	111
	Echo: Print text .....	111
	Edit: Edit the current circuit .....	111
	Fourier: Perform a fourier transform .....	112
	Hardcopy: Save a plot to a file for printing .....	112
	Help: Print summaries of WinSpice3 commands .....	112
	History: Review previous commands .....	112
	lplot: Incremental plot .....	112
	Let: Assign a value to a vector .....	113
	Linearize: Interpolate to a linear scale .....	113
	Listing: Print a listing of the current circuit .....	114
	Load: Load rawfile data .....	114

Noise: Perform a noise analysis .....	114
Op: Perform an operating point analysis .....	114
Plot: Plot values on the display .....	114
Print: Print values .....	115
Pz: Perform a Pole-Zero Analysis .....	115
Quit: Leave WinSpice3 .....	116
Rawfile: Send further results directly to a rawfile .....	116
Reset: Reset an analysis .....	116
Reshape: Alter the dimensionality or dimensions of a vector .....	116
Resume: Continue a simulation after a stop .....	116
Run: Run analysis from the input file .....	117
Rusage: Resource usage .....	117
Save: Save a set of output vectors .....	118
Sens: Run a sensitivity analysis .....	118
Set: Set the value of a variable .....	119
Setcirc: Change the current circuit .....	119
Setplot: Switch the current set of vectors .....	119
Setscale: Set the scale for a plot .....	119
Settype: Set the type of a vector .....	120
Shell: Call the command interpreter .....	121
Shift: Alter a list variable .....	121
Show: List device state .....	121
Showmod: List model parameter values .....	122
Source: Read a WinSpice3 input file .....	122
Spec: Generate a Fourier transform vector .....	122
Status: Display breakpoint and trace information .....	123
Step: Run a fixed number of time points .....	123
Stop: Set a breakpoint .....	123
Strcmp: Compare strings .....	124
Temp: Define circuit temperature .....	124
Tf: Run a Transfer Function analysis .....	125
Trace: Trace nodes .....	125
Tran: Perform a transient analysis .....	125
Transpose: Swap the elements in a multi-dimensional data set .....	125
Tutorial: Display hypertext help .....	125
Unalias: Retract an alias .....	126
Undefine: Retract a definition .....	126
Unlet: Delete vectors .....	126
Unset: Clear a variable .....	126
Version: Print the version of WinSpice .....	126
Where: Identify troublesome node or device .....	126
Write: Write data to a file .....	127
<b>3 Control Structures.....</b>	<b>127</b>
While - End .....	127
Repeat - End .....	128
Dowhile - End .....	128
Foreach - End .....	128
If - Then - Else .....	129
Label .....	129
Goto .....	129
Continue .....	129
Break .....	129
<b>4 Variables .....</b>	<b>130</b>

5	Variable Substitution.....	137
6	Redirection.....	138
7	Vectors & Scalars.....	138
	Expressions .....	139
	Vector Functions .....	139
	Constants .....	142
8	History Substitutions.....	142
	Events and Their Specifications .....	143
	Modifiers .....	143
	Selectors.....	144
	Special Conventions .....	144
9	Filename Expansions.....	145
10	Miscellaneous.....	145
11	Bugs .....	146
<b>Part VII CONVERGENCE</b>		<b>148</b>
1	What is Convergence? (or Non-Convergence!).....	148
2	SPICE3 - New Convergence Algorithms.....	149
3	Non-Convergence Error Messages/Indications.....	150
4	Convergence Solutions.....	150
	DC Convergence Solutions .....	150
	DC Sweep Convergence Solutions .....	153
	Transient Convergence Solutions .....	154
	Special Cases .....	156
	WinSpice Convergence Helpers .....	156
<b>Part VIII BIBLIOGRAPHY</b>		<b>160</b>
<b>Part IX APPENDIX A: Example Circuits</b>		<b>162</b>
1	Circuit 1: Differential Pair.....	162
2	Circuit 2: MOSFET Characterisation.....	162
3	Circuit 3: RTL Inverter.....	162
4	Circuit 4: Four-Bit Binary Adder.....	163
5	Circuit 5: Transmission-Line Inverter.....	165
<b>Part X APPENDIX B: MODEL AND DEVICE PARAMETERS</b>		<b>167</b>
1	ASRC: Arbitrary Source.....	168
2	BJT: Bipolar Junction Transistor.....	168
3	BSIM1: Berkeley Short Channel IGFET Model.....	171
4	BSIM2: Berkeley Short Channel IGFET Model.....	174
5	Capacitor: Fixed capacitor.....	179
6	CCCS: Current controlled current source.....	180

7	CCVS: Linear current controlled current source.....	180
8	CSwitch: Current controlled ideal switch.....	180
9	Diode: Junction Diode model.....	181
10	Inductor: Inductors.....	182
11	mutual: Mutual inductors.....	183
12	Isource: Independent current source.....	183
13	JFET: Junction Field effect transistor.....	184
14	LTRA: Lossy transmission line.....	185
15	MES: GaAs MESFET model.....	187
16	Mos1: Level 1 MOSFET model with Meyer capacitance model.....	188
17	Mos2: Level 2 MOSFET model with Meyer capacitance model.....	191
18	Mos3: Level 3 MOSFET model with Meyer capacitance model.....	195
19	Mos6: Level 6 MOSFET model with Meyer capacitance model.....	198
20	Resistor: Simple resistor.....	202
21	Switch: Ideal voltage controlled switch.....	202
22	Tranline: Lossless transmission line.....	203
23	VCCS: Voltage controlled current source.....	204
24	VCVS: Voltage controlled voltage source.....	204
25	Vsource: Independent voltage source.....	205
	<b>Index</b>	<b>206</b>

**Part**





# 1 INTRODUCTION

## WinSpice 5.3 User Manual

© 2012 Mike Smith

**This manual is for 5Spice users who need to understand Spice syntax and WinSpice features.**

**This version of WinSpice is used by 5Spice. It differs from versions at [www.winspice.com](http://www.winspice.com)**

This manual also corrects some information found in the 2007 WinSpice manual.

### What is it?

**WinSpice** is a general-purpose circuit simulation program for non-linear DC, non-linear transient, and linear AC analyses. Circuits may contain resistors, capacitors, inductors, mutual inductors, independent voltage and current sources, four types of dependent sources, the "B" source which uses a user written formula, lossless and lossy transmission lines, switches, and the four most common semiconductor devices: diodes, BJTs, JFETs, and MOSFETs. Circuits may incorporate Spice subcircuits to expand this range of devices.

**WinSpice** is based on **Spice3F4**<sup>1</sup> which in turn was developed from **SPICE2G.6**. While **WinSpice** is being developed to include new features, it continues to support those capabilities and models which remain in extensive use in the **SPICE2** program.

### Who is this version for?

This version of **WinSpice** is designed to work as the simulation engine for **5Spice**. It has different features than the version you can download at [www.winspice.com](http://www.winspice.com). When **WinSpice** runs as a simulation engine, it is minimized in size, hidden as a button on Windows' lower toolbar. **5Spice** users reading this manual as a reference should ignore instructions and features designed for separate operation of **WinSpice**.

You can still run this version of **WinSpice** as a separate program. However most **WinSpice** features that are extensions to Spice will show a "please purchase a license" message.

### Spice, WinSpice, 5Spice

In this manual, Spice means the program developed at the University of California more than 40 years ago. It is the parent of all present Spice programs. **WinSpice** is a direct descendant of that program and the subject of this manual. **5Spice** is the program that provides schematic capture, graphics display, a modern Windows user interface, PSpice<sup>2</sup> syntax translation and added analysis horsepower while using **WinSpice** to run simulations.

### Program Support

If you want to use **WinSpice** as a separate program and ask questions, download the version at

www.winspice.com. That is the version **WinSpice** support people are familiar with. It does not work with 5Spice and requires a separate license.

Registered (licensed) **5Spice** users are also registered users of **WinSpice** (when used as 5Spice's simulation engine) and may request support on their **WinSpice** issues at www.winspice.com. But if it is a **5Spice** related question, ask **5Spice** first!

<sup>1</sup> Spice3F4 was developed by the Department of Electrical Engineering and Computer Sciences, University of California, Berkeley.

<sup>2</sup> PSpice is a registered trademark of Cadence Design Systems.

## 1.1 Analyses Summary

### 1.1.1 DC Analysis

The DC analysis portion of SPICE determines the DC operating point of the circuit with inductors shorted and capacitors opened. The DC analysis options are specified on the .DC, .TF, and .OP control lines. A DC analysis is automatically performed prior to a transient analysis to determine the transient initial conditions, and prior to an AC small-signal analysis to determine the linearized, small-signal models for non-linear devices. If requested, the DC small-signal value of a transfer function (ratio of output variable to input source), input resistance, and output resistance is also computed as a part of the DC solution. The DC analysis can also be used to generate DC transfer curves: a specified independent voltage or current source is stepped over a user-specified range and the DC output variables are stored for each sequential source value.

### 1.1.2 AC Small-Signal Analysis

The AC small-signal portion of WinSpice computes the AC output variables as a function of frequency. The program first computes the DC operating point of the circuit and determines linearized, small-signal models for all of the non-linear devices in the circuit. The resultant linear circuit is then analysed over a user-specified range of frequencies. The desired output of an AC small-signal analysis is usually a transfer function (voltage gain, transimpedance, etc.). If the circuit has only one AC input, it is convenient to set that input to unity and zero phase, so that output variables have the same value as the transfer function of the output variable with respect to the input.

### 1.1.3 Transient Analysis

The transient analysis portion of WinSpice computes the transient output variables as a function of time over a user-specified time interval. The initial conditions are automatically determined by a DC analysis. All sources which are not time dependent (for example, power supplies) are set to their DC value. The transient time interval is specified on a .TRAN control line.

### 1.1.4 Pole-Zero Analysis

**This feature is not available in 5Spice.**

The pole-zero analysis portion of WinSpice computes the poles and/or zeros in the small-signal AC transfer function. The program first computes the DC operating point and then determines the linearized, small-signal models for all the non-linear devices in the circuit. This circuit is then used to find the poles and zeros of the transfer function.

Two types of transfer functions are allowed: one of the form (output voltage)/(input voltage) and the other of the form (output voltage)/(input current). These two types of transfer functions cover all the cases and one can find the poles/zeros of functions like input/output impedance and voltage gain. The input and output ports are specified as two pairs of nodes.

The pole-zero analysis works with resistors, capacitors, inductors, linear-controlled sources, independent sources, BJTs, MOSFETs, JFETs and diodes. Transmission lines are not supported.

The method used in the analysis is a sub-optimal numerical search. For large circuits it may take a considerable time or fail to find all poles and zeros. For some circuits, the method becomes "lost" and finds an excessive number of poles or zeros.

### 1.1.5 Small-Signal Distortion Analysis

**Not available in 5Spice. 5Spice performs large-signal Distortion Analysis  
and also has a general purpose FFT analysis.**

The distortion analysis portion of WinSpice computes steady-state harmonic and intermodulation products for small input signal magnitudes. If signals of a single frequency are specified as the input to the circuit, the complex values of the second and third harmonics are determined at every point in the circuit. If there are signals of two frequencies input to the circuit, the analysis finds out the complex values of the circuit variables at the sum and difference of the input frequencies, and at the difference of the smaller frequency from the second harmonic of the larger frequency.

Distortion analysis is supported for the following non-linear devices: diodes (DIO), BJT, JFET, MOSFETs (levels 1, 2, 3, 4/BSIM1, 5/BSIM2, and 6) and MESFETs. All linear devices are automatically supported by distortion analysis. If there are switches present in the circuit, the analysis continues to be accurate provided the switches do not change state under the small excitations used for distortion calculations.

### 1.1.6 Sensitivity Analysis

WinSpice will calculate either the DC operating-point sensitivity or the AC small-signal sensitivity of an output variable with respect to all circuit variables, including model parameters. WinSpice calculates the difference in an output variable (either a node voltage or a branch current) by perturbing each parameter of each device independently. Since the method is a numerical approximation, the results may demonstrate second order affects in highly sensitive parameters, or may fail to show very low but non-zero sensitivity. Further, since each variable is perturbed by a small fraction of its value, zero-valued parameters are not analysed (this has the benefit of

reducing what is usually a very large amount of data).

### 1.1.7 Noise Analysis

The noise analysis portion of WinSpice analyses device-generated noise for the given circuit. When provided with an input source and an output port, the analysis calculates the noise contributions of each device (and each noise generator within the device) to the output port voltage. It also calculates the input noise to the circuit, equivalent to the output noise referred to the specified input source. This is done for every frequency point in a specified range - the calculated value of the noise corresponds to the spectral density of the circuit variable viewed as a stationary gaussian stochastic process.

After calculating the spectral densities, noise analysis integrates these values over the specified frequency range to arrive at the total noise voltage/current (over this frequency range). This calculated value corresponds to the variance of the circuit variable viewed as a stationary gaussian process.

### 1.1.8 Analysis At Different Temperatures

**5Spice analyses circuits at 25 C unless the user changes it.**

**Spice uses 27 C as its default measurement temperature.**

The formulas adjust for difference between measurement and analysis temperatures.

All input data for WinSpice is assumed to have been measured at a nominal temperature of 27 C, which can be changed by use of the TNOM parameter on the .OPTION control line. This value can further be overridden for any device which models temperature effects by specifying the TNOM parameter on the model itself. The circuit simulation is performed at a temperature of 27 C, unless overridden by a TEMP parameter on the .OPTION control line. Individual instances may further override the circuit temperature through the specification of a TEMP parameter on the instance.

Temperature dependent support is provided for resistors, capacitors, diodes, JFETs, BJTs, and level 1, 2, and 3 MOSFETs. Other MOSFETs have an alternate temperature dependency scheme that adjusts all of the model parameters before input to SPICE. For details of the BSIM temperature adjustment, see [6] and [7].

Temperature appears explicitly in the exponential terms of the BJT and diode model equations. In addition, saturation currents have built-in temperature dependence. The temperature dependence of the saturation current in the BJT models is determined by:

$$I_S(T_1) = I_S(T_0) \left( \frac{T_1}{T_0} \right)^{XTI} \exp \left( - \frac{qE_g}{kT_1} \left( 1 - \frac{T_1}{T_0} \right) \right)$$

where k is Boltzmann's constant, q is the electronic charge, Eg is the energy gap which is a model parameter, and XTI is the saturation current temperature exponent (also a model parameter, and usually equal to 3).

The temperature dependence of forward and reverse beta is according to the formula:

$$\beta(T_1) = \beta(T_0) \left( \frac{T_1}{T_0} \right)^{XTB}$$

where T1 and T0 are in degrees Kelvin, and XTB is a user-supplied model parameter. Temperature effects on beta are carried out by appropriate adjustment to the values of F, ISE, R, and ISC (WinSpice model parameters BF, ISE, BR, and ISC, respectively).

Temperature dependence of the saturation current in the junction diode model is determined by:

$$I_S(T_1) = I_S(T_0) \left( \frac{T_1}{T_0} \right)^{\frac{XTI}{N}} \exp \left( - \frac{qE_g}{NkT_1} \left( 1 - \frac{T_1}{T_0} \right) \right)$$

where N is the emission coefficient, which is a model parameter, and the other symbols have the same meaning as above. Note that for Schottky barrier diodes, the value of the saturation current temperature exponent, XTI, is usually 2.

Temperature appears explicitly in the value of junction potential, (in WinSpice PHI), for all the device models. The temperature dependence is determined by:

$$\Phi(T) = \frac{kT}{q} \log_e \left( \frac{N_a N_d}{N_i(T)^2} \right)$$

where k is Boltzmann's constant, q is the electronic charge, Na is the acceptor impurity density, Nd is the donor impurity density, Ni is the intrinsic carrier concentration, and Eg is the energy gap.

Temperature appears explicitly in the value of surface mobility, 0 (or UO), for the MOSFET model. The temperature dependence is determined by:

$$\mu_0(T) = \frac{\mu_0(T_0)}{\left( \frac{T}{T_0} \right)^{1.5}}$$

The effects of temperature on resistors is modelled by the formula:

$$R(T) = R(T_0) \left[ 1 + TC_1(T - T_0) + TC_2(T - T_0)^2 \right]$$

where T is the circuit temperature, T0 is the nominal temperature, and TC1 and TC2 are the first- and second-order temperature coefficients.

## 1.2 Installation

**WinSpice 5.x is the version of WinSpice supplied with 5Spice. If you are a 5Spice user, WinSpice is already installed on your computer.**


see the WinSpice folder/directory located in the directory with the 5Spice program files.

## 1.3 Running WinSpice

### 5Spice Users

Use Windows Explorer to find WinSpice in the program directory where 5Spice is installed. Double click the file WinSpice.exe to start.

The following window (or something like it) will appear:-



This window emulates a terminal window as is seen in versions of Spice3 running on Unix machines.

At this point, **WinSpice** will accept numerous commands typed in at the keyboard (see section 6.2 for details of the commands supported). The command interpreter is based on the Unix C-shell and it is possible to write complex programs with it.

At this point 5Spice users are on your own.


However when WinSpice is downloaded and installed from [www.winspice.com](http://www.winspice.com), it includes example circuit files. You may want to install this version of WinSpice in a new directory (it is **not** compatible with 5Spice), then open an example file from the new installation with the copy of WinSpice (v5.x) you opened above. Or you can close that WinSpice and open the newly installed

version using Windows Start Menu. As you become experienced with WinSpice, keep in mind there are significant differences between the two versions.


Continue with the following instructions to load an example file.

### Users with an independent installation of WinSpice


The quickest way of running a simulation is to open one of the circuit files in the examples directory. To do this, click 'File', 'Open'. The dialogue box shown below will appear.



Double click on 'Examples' and then double click on 'Phonoamp.cir'. As soon as the file is loaded, it begins simulating the circuit and generating plot windows as it goes. Make one of the plot windows the active window.



The plot can be resized by dragging the window border. The plot can be printed to the default printer by clicking on 'File', 'Print'. The plot can be copied to the clipboard by clicking 'Edit', 'Copy' and then pasting the plot into a document e.g.



You can also zoom into an area of a plot by clicking on the graph and dragging the mouse to select the required area. A zoomed-in graph will be displayed when you release the mouse button.

## 1.4 Uninstalling WinSpice

**WinSpice 5.x is the version of WinSpice supplied with 5Spice. If you are a 5Spice user, WinSpice is already installed on your computer. This copy of WinSpice cannot be uninstalled separately from 5Spice.**

## 1.5 Command Line Options

```
winspice [-n][-b][-i][-r rawfile] [input file ...]
```

Options are:

**-n** (or **-N**)

Don't try to source the file **spice.rc** upon start-up. Normally **WinSpice** tries to find the file in the current directory, and if it is not found then in the directory containing the **WinSpice** program.

**-b**

Batch mode. Simulates the input file and writes the results to a rawfile. After the circuit has been simulated, WinSpice will exit.



- i Interactive mode (default). WinSpice simulates the input file and continues running. It then monitors the state of the input file. If it changes in any way, WinSpice will reload the circuit.
  
- r rawfile  
Specifies the name of the output rawfile. This causes WinSpice to output results directly to the file.

Further arguments to **WinSpice** are taken to be **SPICE3** input files, which are read and saved (if running in batch mode then they are run immediately). **WinSpice** accepts most **SPICE2** input files, and output ASCII plots, Fourier analyses, and node printouts as specified in .plot, .four, and .print cards. If an out parameter is given on a .width card, the effect is the same as **set width = ....** Since **WinSpice** ASCII plots do not use multiple ranges, however, if vectors together on a .plot card have different ranges they do not provide as much information as they would in **SPICE2**. The output of **WinSpice** is also much less verbose than **SPICE2**, in that the only data printed is that requested by the above cards.

**Part**



## 2 Circuit Description

### 2.1 General Structure And Conventions

#### 5Spice reference for Subcircuits

The circuit to be analysed is described to WinSpice by a set of element lines, which define the circuit topology and element values, and a set of control lines, which define the model parameters. These lines are not case sensitive.

#### Spice circuit file

The first line must be the title, and the last line must be ".END". The control lines include the run controls.

#### Subcircuit listing

The first circuit line is the ".SUBCKT" definition line. The subcircuit's listing ends with the ".ENDS" line.

#### Subcircuits and Circuits

The order of the lines is arbitrary in **WinSpice**.

In a subcircuit used by **5Spice**:

5Spice v2.60 and newer: order is arbitrary.

5Spice v2.51 and older: any .PARAM lines (part of WinSpice's extended syntax) must come before the element lines.

#### Element lines

An element line specifies each element in the circuit. It contains the element name, the circuit nodes to which the element is connected, and the values of the parameters that determine the electrical characteristics of the element. The first letter of the element name specifies the element type. For example, a resistor name must begin with the letter R and can contain one or more characters. Hence, R, R1, RSE, ROUT, and R3AC2ZY are valid resistor names. Details of each type of device are supplied in a following section.

#### Field Separators

"Fields on a line are separated by one or more blanks, a comma, an equal ('=') sign, or a left or right parenthesis; extra spaces are ignored." This is a questionable statement found in original Spice manual.

5Spice comment: Internally, Spice has numerous text parsers. After examining several of those that process element lines, it appears that some do not recognize commas or parentheses as separators. We recommend not using commas in element lines and using parentheses only in the traditional ways shown in this manual.

An arithmetic expression or a user defined parameter in a line is grouped inside braces '{expression}', which act as separators from the rest of the line.

**Node and Model name fields** - see the Naming section

#### Number field

A number field may be an integer field (e.g. 12, -44), a floating point field (3.14159 [NOT the 3,14159 format]), either an integer or floating point number followed by an integer exponent (1e-14, 2.65e3), or either an integer or a floating point number followed by one of the following scale factors:

Scale	Symbol	Name
$10^{-15}$	F	femto-
$10^{-12}$	P	pico-
$10^{-9}$	N	nano-
$10^{-6}$	U	micro-
$25.4 \times 10^{-6}$	MIL	
$10^{-3}$	M	milli-
$10^3$	K	kilo-
$10^6$	MEG	mega-
$10^9$	G	giga-
$10^{12}$	T	tera-

Letters immediately following a number that are not scale factors are ignored, and letters immediately following a scale factor are ignored. Hence, 10, 10V, 10Volts, and 10Hz all represent the same number, and M, MA, MSec, and MMhos all represent the same scale factor. Note that 1000, 1000.0, 1000Hz, 1e3, 1.0e3, 1KHz, and 1K all represent the same number.

Be careful when defining values in their natural units. For example, a 10F capacitance will give unexpected results!

Notice that a 1M resistor has a value of 0.001 ohms! use the MEG suffix to get 10E6.

Nodes names may be arbitrary strings of English letters and numbers. The datum (ground) node must be named '0'. Note the difference in **WinSpice** where the nodes are treated as character strings and not evaluated as numbers, thus '0' and '00' are distinct nodes in WinSpice but not in **SPICE2**.

Each node in the circuit must have a DC path to ground. Every node must have at least two connections except for transmission line nodes (to permit unterminated transmission lines) and MOSFET substrate nodes (which have two internal connections anyway).

The circuit cannot contain a loop of voltage sources and/or inductors and cannot contain a cut-set of current sources and/or capacitors.

## 2.2 Title and .END Lines

**WinSpice circuit files only. NOT for subcircuits or 5Spice Library files**

## Title Line

The title line must be the first in the input file. Its contents are printed verbatim as the heading for each section of output.

Examples:

```
POWER AMPLIFIER CIRCUIT
TEST OF CAM CELL
```

## End Line

The "End" line must always be the last in the input file. Note that the period is an integral part of the name.

Example:

```
.END
```

## 2.3 Comment Line, comments

### 5Spice reference for Subcircuits

#### Comment Line

General Form:

```
* <any comment>
```

Examples:

```
* RF=1K    Gain should be 100
```

```
* Check open-loop gain and phase margin
```

The asterisk in the first column indicates that this line is a comment line.

Comment lines may be placed anywhere in the circuit file or the subcircuit description. However some Spice programs do not allow them "inside" a continued line. See Continuation Line for details.

#### Inline Comment

WinSpice is extended to support inline comments using the semicolon. Not all Spice programs support this.

General Form:

```
<line> ; <inline comment>
```

Example:

```
R1 1 2 4.7K ;an inline comment begins with a semicolon
```

## 2.4 Continuation Line

### 5Spice reference for Subcircuits

#### Continuation Line

Use when information is too long to fit on one line.

Continuation lines must start with the "+" character. Some Spice programs require the "+" be the first character on the line.

Continuation lines must immediately follow the line being continued.

5Spice note: WinSpice was modified long ago to handle a comment line located between the starting line and the continuation line(s). But it is good practice not use a comment line there since other Spice programs may be confused.

Example:

```
.Model 2Nxxxx NPN(IS=3.0E-14 NF=1.0 BF=200 IKF=0.5
+      VAF=100 ISE=7.5E-15 NE=1.4 NR=1.0 BR=4 IKR=0.24
+      VAR=28  ISC=1.0E-11 NC=1.4
+      RB=0.1 RE=0.2  RC=0.1
+      CJC=9.0E-12 MJC=0.35 VJC=0.4 CJE=27.0E-12)
```

Example that is not OK in some Spice programs. There is a space before the +:

```
.Model 2Nxxxx NPN(IS=3.0E-14 NF=1.0 BF=200 IKF=0.5
+      VAF=100 ISE=7.5E-15 NE=1.4 NR=1.0 BR=4 IKR=0.24 )
```

## 2.5 Naming

### 5Spice reference for Subcircuits

Spice is not case sensitive.

#### Language

Spice was written over 40 years ago for English language users. Letters from other languages may not be correctly recognized when used in names. The problems may vary from one Spice program to another and depend on whether the name appears in the main circuit or a subcircuit.

#### Element names

```
R1 node1 node2 value
```

The first letter in the name indicates the element function. "R" is a resistor.

The name can contain one or more alpha-numeric characters. Hence, R, R1, RSE, ROUT, and R3AC2ZY are valid resistor names.

### Nodes

Nodes may be numbers or names using letters and numbers. The underscore character may also be used. Do not use other symbols in the name, especially not the colon [:] or the operators used by the B dependent source.

```
R1 node1 node2 value
```

example names for node1, node2

```
7
```

```
z7
```

```
7z
```

```
Vplus_5
```

The ground node is always named '0' in the main circuit and in subcircuits.

### Subckt and Model names

```
.Model model_name model_type <parameters>
```

A subcircuit (subckt) or model name must start with a letter. Using anything else will cause unpredictable behavior in WinSpice and other Spice programs.

The initial letter may be optionally followed by any mixture of numbers and letters.

The underscore character may also be used. Do not use other symbols in the name.

### Good Naming Practice

If the user makes a typographical mistake in the circuit listing, it is very easy for Spice to become confused as to whether a name is a node name or a model name. And issue error messages based on that confusion.

To minimize your confusion

- Avoid using the same name for both a node name and a model/subcircuit name.
- Avoid using the same name for more than one model/subcircuit name.

## 2.6 Device .MODEL Line

### 5Spice reference for subcircuits

General form:

```
.MODEL MODELNAME TYPE(PNAME1=PVAL1 PNAME2=PVAL2 ... )
```

Example: simplified NPN transistor

```
.MODEL MOD1 NPN (BF=50 IS=1E-13 VBF=50)
```

A .MODEL can have a few parameters to over 100. Most or all parameters have default values, used if the user omits the parameter in the .MODEL line.

Often many devices in a circuit are defined by the same set of device model parameters. For these reasons, a set of device model parameters is defined on a .MODEL line and assigned a unique model name.

Models are used, or "called", by device element lines in the circuit listing. Each device element line contains the device name (example: Q1), the circuit nodes to which the device is connected, and the device model name. In addition, device specific parameters may be specified for some devices: geometric dimensions and an initial condition (see the following section on Transistors and Diodes for more details).

MODELNAME in the form above is the device model name, and TYPE is one of the following model types:

MODEL TYPE		5Spice supports
R, RES	Semiconductor resistor model	x
C, CAP	Semiconductor capacitor model	x
SW VSWITCH	Voltage controlled switch	x
CSW ISWITCH	Current controlled switch	x
LTRA	Lossy transmission line model	x
D	Diode model	x
NPN	NPN BJT model	x
PNP	PNP BJT model	x
NJF	N-channel JFET model	x
PJF	P-channel JFET model	x
NMOS	N-channel MOSFET model	x
PMOS	P-channel MOSFET model	x
NMF	N-channel MESFET model	
PMF	P-channel MESFET model	



CORE	5Spice magnetic core model with hysteresis	x
logic_	5Spice digital logic gates	x

Parameter values are defined by appending the parameter name followed by an equal sign and the parameter value. Model parameters that are not given a value are assigned default values. Models, model parameters, and default values are listed in the following sections along with the description of device element lines.

## 2.7 SUBCIRCUITS

A subcircuit consists of Spice elements and can be defined and referenced in a fashion similar to device models. The subcircuit is defined in the input file by a grouping of element lines; the program then automatically inserts the group of elements wherever the subcircuit is referenced. There is no limit on the size or complexity of subcircuits, and subcircuits may contain other subcircuits. An example of subcircuit usage is given in Appendix A.

In WinSpice, the main circuit can call/reference a subcircuit multiple times with each call/reference passing different parameter values to the subcircuit.

See 5Spice documentation and the 5Spice web site FAQ page for guidance on creating subcircuits.

### 2.7.1 .SUBCKT Line

General form:

```
.SUBCKT SUBNAME N1 <N2 N3 ...>
```

Example:

```
.SUBCKT OPAMP 1 2 3 4
```

A circuit definition is begun with a .SUBCKT line. SUBNAME is the subcircuit name, and N1, N2, are the external nodes, which cannot be zero. The group of element lines which immediately follow the .SUBCKT line define the subcircuit. The last line in a subcircuit definition is the .ENDS line (see section 2.7.2).

Control lines may not appear within a subcircuit definition. However, subcircuit definitions may contain anything else, including other subcircuit definitions, device models, and subcircuit calls (see section 2.7).

Note that any device models or subcircuit definitions included as part of a subcircuit definition are strictly local (i.e., such models and definitions are not known outside the subcircuit definition). Also, any element nodes not included on the .SUBCKT line are strictly local, with the exception of 0 (ground) which is always global.

Other nodes can be made global by using the .GLOBAL directive (see section 2.7.3).

## 2.7.2 .ENDS Line

General form:

```
.ENDS <SUBNAM>
```

Example:

```
.SUBCKT OPAMP N1 <N2 N3 ...>
```

```
.ENDS OPAMP
```

The .ENDS line must be the last one for any subcircuit definition. Appending the subcircuit name to the .ENDS line is optional but makes the circuit listing clearer.

## 2.7.3 .GLOBAL Line

General form:

```
.GLOBAL N1 <N2 N3 ...>
```

Example:

```
.GLOBAL 1 2 3 9
```

This line defines a set of global nodes. These nodes are not affected by subcircuit expansion.

## 2.7.4 Xxxxx: Subcircuit Calls

General form:

```
XXXXXXXXY N1 <N2 N3 ...> SUBNAM
```

Example:

```
X1 2 4 17 3 1 MULTI
```

Subcircuits are used in SPICE by specifying pseudo-elements beginning with the letter X, followed by the circuit nodes to be used in expanding the subcircuit.

## 2.7.5 .INCLUDE Lines

General form:

```
.INCLUDE filename  
.INCLUDE "filename with spaces.cir"
```

Examples:

```
.INCLUDE \users\spice\common\wattmeter.cir  
.INCLUDE "\users\spice files\wattmeter.cir"
```

Frequently, portions of circuit descriptions will be reused in several input files, particularly with common models and subcircuits. In any SPICE input file, the .include line may be used to copy some other file as if that second file appeared in place of the ".include" line in the original file. There is no restriction on the file name imposed by SPICE beyond those imposed by the local operating system.

If the filename or path contain spaces, double quote marks must be used.

## 2.7.6 .LIB Lines (Pspice-style)

**Feature not considered fully reliable by 5Spice.**

General form:

```
.LIB filename
.LIB "filenamewith spaces"
```

Examples:

```
.LIB \users\spice\common\bipolar.lib
.LIB "\\users\spice stuff\common\bipolar.lib"
```

This is an extension, not found in the Berkeley version of SPICE3, that provides backward compatibility with PSPICE.

The .LIB line is similar to the .INCLUDE line except that the specified file is assumed to contain .MODEL and .SUBCKT definitions. WinSpice searches for any undefined models or subcircuits in the specified file and extracts the required definitions and pastes them into the circuit. The main difference is that because it only extracts parts of the specified file and does not include the whole file in your circuit, the .LIB line uses far less memory.

The input file can have any extension, but by convention has the extension .lib.

If the filename or path contain spaces, double quote marks must be used.

As an example, consider the following call to a BC338AP BJT.

```
Q1 10 15 20 BC338AP
```

The model name, BC338AP, is the name of the library entry that contains the description of the transistor. The model is located in the library ZMODELS.LIB provided with WinSpice.

The .LIB ZMODELS.LIB statement would retrieve the model from the BJTN library.

```
SAMPLE NETLIST
.LIB ZMODELS.LIB
.DC VCE 0 15 .5 IB 100U 1M 100U
.PRINT DC I(VC)
IB 0 1
Q1 2 1 0 BC338AP
VC 3 2
VCE 3 0
.END
```

When the simulation is run, the model library ZMODELS.LIB will be searched for the BC338AP model statement which will be inserted into the final netlist.

```
SAMPLE NETLIST
.MODEL BC338AP NPN IS=3.941445E-14 BF=175 VAF=109.45 NF=1 IKF=.8
+ISE=7.4025E-15 NE=1.3 BR=20.5 VAR=14.25 NR=.974 IKR=.1 ISC=3.157E-13
+NC=1.2 RB=1.1 RE=.1259 RC=.0539 CJE=63E-12 TF=.75E-9 CJC=15.8E-12
+TR=85E-9 VJC=.505 MJC=.39
.PRINT DC I(VC)
IB 0 1
Q1 2 1 0 BC338AP
VC 3 2
VCE 3 0
.END
```

The netlist is loaded and the specified libraries are searched for unresolved subcircuit or model references in the order in which they appear in the netlist. Each library will be searched repeatedly

until no additional references can be resolved in that library. The process is then repeated for succeeding libraries. The program runs until a pass is made with no unresolved references. Libraries may cause additional unresolved references to occur if your subcircuits call other subcircuits or models. It is best to resolve those references within the same library.

In the example above, \*INCLUDE may be substituted for .LIB with the same results (see section 2.7.5).

### 2.7.7 .LIB Lines (HSPICE-style)

**Feature not considered fully reliable by 5Spice.**

General form:

```
.LIB 'filename' section
```

Examples:

```
.LIB '\\users\spice\common\bipolar.lib' MOS
```

If two parameters are supplied on a .LIB line, WinSpice assumes that an Hspice-style library is to be read. The directive searches the library file 'filename' for section 'section' and inserts it into the circuit in place of the .LIB directive.

A Hspice library has the following format:

```
.LIB section1
  .. section contents ..
.ENDL section1

.LIB section2
  .. section contents ..
.ENDL section2

.LIB section3
  .. section contents ..
  .LIB filename section
.ENDL section3
.. etc ..
```

The library can contain nested library references as long as the reference is not recursive.

**Part**



## 3 CIRCUIT ELEMENTS AND MODELS

### For entries in this section

XXXXXXX, YYYYYYY, and ZZZZZZZ denote arbitrary alpha-numeric strings. English only.

Data fields that are enclosed in less-than and greater-than signs ('< >') are optional.

### Punctuation

Parentheses in a .MODEL line may be replaced with a blank/space.

Do not add parentheses where not shown as they may not be correctly recognized in all element lines.

A comma is required in circuit node syntax "v(1,14)". Otherwise they are not recommended as they may not be recognized in all element lines, especially in subcircuits.

Consider the equals sign ('=') required punctuation where shown. Some users replace it with a blank/space but this can cause problems in a few situations.

Any braces ('{ }') are required where shown - they enclose an arithmetic expression or a user defined parameter.

A consistent style adhering to the punctuation shown here makes the input easier to understand.

### Circuit Conventions

With respect to branch voltages and currents, **WinSpice** uniformly uses the associated reference convention (current flows in the direction of voltage drop).

## 3.1 Elementary Devices

The first letter of a line specifies the type of device being defined. WinSpice supports the following devices:

Letter	Description	Section
<b>R</b>	Resistor	2.2.1
<b>C</b>	Capacitor	2.2.2
<b>L</b>	Inductor	2.2.3
<b>K</b>	Coupled inductor	2.2.4
<b>P</b>	magnetic core with hysteresis (5Spice model)	2.2.5
<b>S</b>	Voltage-controlled switch	2.2.6.1

<b>W</b>	Current-controlled switch	2.2.6.2
<b>I</b>	Independent current source	2.2.7
<b>G</b>	Linear and non-linear voltage-controlled current source	2.2.8.1 and 2.2.9.1
<b>E</b>	Linear and non-linear voltage-controlled voltage source	2.2.8.2 and 2.2.9.2
<b>F</b>	Linear current-controlled current source	2.2.8.3
<b>H</b>	Linear current-controlled voltage source	2.2.8.4
<b>B</b>	Non-linear dependent voltage or current source	2.2.10
<b>T</b>	Lossless transmission line	2.2.11
<b>O</b>	Lossy transmission line	2.2.12
<b>U</b>	digital logic gates (5Spice model)	2.2.14
<b>D</b>	Diode	2.3.1
<b>Q</b>	Bipolar Junction Transistor (BJT)	2.3.2
<b>J</b>	Junction Field-Effect Transistor (JFET)	2.3.3
<b>M</b>	MOSFET	2.3.4
<b>Z</b>	MESFET	2.3.5

### 3.1.1 Resistors

General form:

```

RXXXXXXX N1 N2 VALUE
RXXXXXXX N1 N2 R=expression obsolete
RXXXXXXX N1 N2 {expression for value} <TC=any of the TC forms>
RXXXXXXX N1 N2 VALUE <TC=x>
RXXXXXXX N1 N2 VALUE <TC=x,y>
RXXXXXXX N1 N2 VALUE <TC1=x TC2=y>

```

Examples:

```

R1 1 2 100
RC1 12 17 1K
RC2 4 5 {1.3 + sqrt(PARAMETER_NAME)} TC=1e-4
R3 3 0 100k TC=.001

```

```
R4a 4 0 100k TC=0.001,0.003
R5 4 0 100k TC1=0.001 TC2=0.003
```

N1 and N2 are the two element nodes. VALUE is the resistance (in ohms) and may be positive or negative but not zero.

The resistance value can also be defined as an expression as shown in the third example. The expression is enclosed in braces. The expression can include user defined parameters. See section 4.3 on parameters and expressions.

To support Spice2 circuits, WinSpice also supports temperature coefficients being defined on the R line. Examples 5 and 6 above are Spice2 style definitions. These are converted into the form of example 7 when the circuit is loaded.

**TC1 or x** is the first order coefficient and **TC2 or y** is the second order coefficient.

Where temperature coefficients are specified on the R line, these values override the same values in the .Model line.

### 3.1.1.1 Semiconductor Resistors

General forms:

```
RXXXXXXX N1 N2 <VALUE> <MNAME> <L=LENGTH> <W=WIDTH> <TEMP=T>
RXXXXXXX N1 N2 <MNAME> <L=LENGTH> <W=WIDTH> <TEMP=T>
```

Examples:

```
RLOAD 2 10 10K
RMOD 3 7 RMODEL L=10u W=1u
```

This is the more general form of the resistor presented in section 3.1.1, and allows the modelling of temperature effects and for the calculation of the actual resistance value from strictly geometric information and the specifications of the process.

If VALUE is specified, it overrides the geometric information and defines the resistance. If MNAME is specified, then the resistance may be calculated from the process information in the model MNAME and the given LENGTH and WIDTH. If VALUE is not specified, then MNAME and LENGTH must be specified. If WIDTH is not specified, then it is taken from the default width given in the model.

The (optional) TEMP value is the temperature at which this device is to operate, and overrides the temperature specification on the .OPTION control line.

### 3.1.1.2 Semiconductor Resistor Model (R or RES)

General form:

```
.MODEL MNAME RES (PNAME1=PVAL1 PNAME2=PVAL2 ... )
.MODEL MNAME R (PNAME1=PVAL1 PNAME2=PVAL2 ... )
```

Examples:

```
.MODEL MRISC RES (TC1=-0.001)
.MODEL MRISC R (TC1=-0.001)
```

The model type name 'RES' can be used instead of 'R' for compatibility with other commercial



Spice simulators.

The resistor model consists of process-related device data that allow the resistance to be calculated from geometric information and to be corrected for temperature.

The parameters available are:

name	parameter	units	default	example
TC1	first order temperature coefficient	/C	0.0	-
TC2	second order temperature coefficient.	/C <sup>2</sup>	0.0	-
RSH	sheet resistance	ohms/ square	-	50
DEFW	default width	meters	10e-6	2e-6
NARROW	narrowing due to side etching	meters	0.0	1e-7
TNOM	parameter measurement temperature	C	27	50

The sheet resistance is used with the narrowing parameter and L and W from the resistor device to determine the nominal resistance by the formula

$$R = RSH \frac{L - NARROW}{W - NARROW}$$

DEFW is used to supply a default value for W if one is not specified for the device. If either RSH or L is not specified, then the standard default resistance value of 1k ohms is used.

TNOM is used to override the circuit-wide value given on the .OPTIONS control line where the parameters of this model have been measured at a different temperature. After the nominal resistance is calculated, it is adjusted for temperature by the formula:

$$R(T) = R(T_0) \left[ 1 + TC_1(T - T_0) + TC_2(T - T_0)^2 \right]$$

### 3.1.2 Capacitors

General form:

```
CXXXXXXXX N+ N- VALUE <IC=VAL>
```

```
CXXXXXXXX N+ N- C=expression obsolete
```

```
CXXXXXXXX N+ N- {expression for value} <IC=VAL>
```

Examples:

```
CBYP 13 0 1UF
```

```

COSC 17 23 10U IC=3V
C2 5 6 {10u + PARAMETER_NAME * 1e-6}

```

N+ and N- are the positive and negative element nodes, respectively. VALUE is the capacitance in Farads.

The (optional) initial condition is the initial (time- zero) value of capacitor voltage (in Volts). Note that the initial conditions (if any) apply 'only' if the UIC option is specified on the .TRAN control line. See the .IC option for a more flexible way of setting initial conditions.

The capacitance value can also be defined as an expression as shown in the third example. The expression is enclosed in braces. The expression can include user defined parameters. See section 4.3 on parameters and expressions.

Set temperature coefficients in the model.

### 3.1.2.1 Semiconductor Capacitors

General form:

```

CXXXXXXXX N1 N2 <VALUE> <MNAME> <L=LENGTH> <W=WIDTH> <IC=VAL>
CXXXXXXXX N1 N2 <MNAME> <L=LENGTH> <W=WIDTH> <IC=VAL>

```

Examples:

```

CLOAD 2 10 10P
CMOD 3 7 CMODEL L=10u W=1u

```

This is the more general form of the Capacitor presented in section 3.1.2, and allows for the calculation of the actual capacitance value from strictly geometric information and the specifications of the process.

If VALUE is specified, it overrides the geometric information and defines the capacitance. If MNAME is specified, then the capacitance is calculated from the process information in the model MNAME and the given LENGTH and WIDTH. If VALUE is not specified, then MNAME and LENGTH must be specified. If WIDTH is not specified, then it is taken from the default width given in the model.

### 3.1.2.2 Semiconductor Capacitor Model (C)

General form:

```

.MODEL MNAME CAP(PNAME1=PVAL1 PNAME2=PVAL2 ... )
.MODEL MNAME C(PNAME1=PVAL1 PNAME2=PVAL2 ... )

```

Examples:

```

.MODEL MCISC CAP(TC1=-0.001)
.MODEL MCISC C(TC1=-0.001)

```

The model type name 'CAP' can be used instead of 'C' for compatibility with other commercial Spice simulators.

The capacitor model contains process information that may be used to compute the capacitance from strictly geometric information.

name	parameter	units	default	example
TNOM	parameter measurement temperature	C	27	50
TC1	first order temperature coefficient	/C	0.0	-
TC2	second order temperature coefficient.	/C <sup>2</sup>	0.0	-
VC1	first order voltage coefficient	/volt	0.0	-
VC2	second order voltage coefficient.	/volts <sup>2</sup>	0.0	-
CJ	junction bottom capacitance	F/meters <sup>2</sup>	-	5e-5
CJSW	junction side wall capacitance	F/meters	-	2e-11
DEFW	default device width	meters	10e-6	2e-6
NARROW	narrowing due to side etching	meters	0.0	1e-7

The capacitor has a capacitance computed as

$$CAP = CJ(LENGTH - NARROW)(WIDTH - NARROW) + 2CJSW(LENGTH + WIDTH - 2NARROW)$$

TNOM is used to override the circuit-wide value given on the .OPTIONS control line where the parameters of this model have been measured at a different temperature.

After the nominal capacitance is calculated above, it is adjusted for temperature and voltage nonlinearity by the formula:-

$$C_{eff} = CAP(1 + VC_1 \cdot V_{cap} + VC_2 \cdot V_{cap}^2) \left( 1 + TC_1(T - T_{nom}) + TC_2(T - T_{nom})^2 \right)$$

### 3.1.3 Lxxxx: Inductors

General form:

```
LYYYYYYY N+ N- VALUE <IC=INCOND>
```

```
LYYYYYYY N+ N- L=expression obsolete
```

```
LYYYYYYY N+ N- {expression for value} <IC=INCOND>
```

Examples:

```
LLINK 42 69 1UH
```

```
LLINK 42 69 {PARAMETER_NAME}
```

```
LSHUNT 23 51 10U IC=15.7MA
```

N+ and N- are the positive and negative element nodes, respectively. VALUE is the inductance in Henries.

The (optional) initial condition is the initial (time-zero) value of inductor current (in Amps) that flows from N+, through the inductor, to N-. Note that the initial conditions (if any) apply only if the UIC option is specified on the .TRAN analysis line.

The inductance value can also be defined as an expression as shown in the second example. The

expression is enclosed in braces. The expression can include user defined parameters. See section 4.3 on parameters and expressions.

NOTE: unlike Spice2, non-linear inductors are not directly supported by Spice3. However, they can be simulated using non-linear current and voltage sources.

### 3.1.4 Kxxxx: Coupled (Mutual) Inductors

General form:

```
KXXXXXXXX LYYYYYYY LZZZZZZZ VALUE
```

Examples:

```
K43 LAA LBB 0.999
```

```
KXFRMR L1 L2 0.87
```

LYYYYYYY and LZZZZZZZ are the names of the two coupled inductors, and VALUE is the coefficient of coupling, K, which must be greater than 0 and less than or equal to 1. Using the 'dot' convention, place a 'dot' on the first node of each inductor.

### 3.1.5 Pxxxx: Saturating Magnetic Core

This is a proprietary model, used by 5Spice. It is not intended to be used directly by WinSpice users.

See 5Spice documentation.

General form:

```
Pxxxx node1 node2 .....
```

### 3.1.6 Controlled Switches

Two types of switch model are provided – the Spice3 switch (SW and CSW) and the PSpice switch (VSWITCH and ISWITCH).

#### 3.1.6.1 Sxxxx: Voltage Controlled Switch

General form:

Spice

```
SXXXXXXXX N1 N2 NC+ NC- MODEL <ON><OFF>
```

Examples:

```
s1 1 2 3 4 switch1 ON
```

```
s2 5 6 3 0 sm2 off
```

```
Switch1 1 2 10 0 smodel1
```

Nodes N1 and N2 are the nodes between which the switch terminals are connected. Nodes NC+ and NC- are the positive and negative controlling nodes respectively.

MODEL is the model name.

ON and OFF are options to set an initial condition on the device when solving for the DC operating point. The switch's initial condition is off if neither option is specified.

### 3.1.6.2 Wxxxx: Current Controlled Switch

General form:

Spice

```
WYYYYYYY N1 N2 VNAME MODEL <ON><OFF>
```

Examples:

```
w1 1 2 vclock switchmod1
W2 3 0 vramp sm1 ON
wreset 5 6 vclck lossyswitch OFF
```

Nodes N1 and N2 are the nodes between which the switch terminals are connected. The controlling current is that through the specified voltage source, VNAME. The direction of positive controlling current flow is from the positive node, through the source, to the negative node.

MODEL is the model name.

ON and OFF are options to set an initial condition on the device when solving for the DC operating point. The switch's initial condition is off if neither option is specified.

### 3.1.6.3 Spice Switch Model (SW/CSW)

General form:

```
.MODEL MNAME TYPE(PNAME1=PVAL1 PNAME2=PVAL2 ... )
```

Examples:

```
.MODEL SMOD SW(ROFF=5M ROFF=10E9 VT=1.0 VH=0.1)
.MODEL SMOD CSW(ROFF=5M ROFF=10E9 IT=0.5MA IH=0.5MA)
```

The switch model allows an almost ideal switch to be described in WinSpice. The switch resistance is either its ON or its OFF resistance value. The switch is not quite ideal, in that the resistance cannot change from 0 to infinity, but must always have a finite positive value. By proper selection of the on and off resistances, they can be effectively zero and infinity in comparison to other circuit elements.

Recommended Resistance Values:

ROFF  $\leq$  1/GMIN. In WinSpice, GMIN defaults to 1e-12.

RON  $\geq$  1e-14 \* 1/GMIN.

Do not allow the ratio ROFF/RON to exceed 1e+12. Spice loses accuracy rapidly beyond this and simulation failure may occur at 1e+15.

The parameters available are:

name	parameter	units	default	switch
VT	threshold voltage	Volts	0.0	S
VH	hysteresis voltage*	Volts	0.0	S
IT	threshold current	Amps	0.0	W
IH	hysteresis current*	Amps	0.0	W
RON	on resistance		1.0	both
ROFF	off resistance		1/GMIN**	both

\*The program uses the absolute value of the model's hysteresis value.

\*\* (See the .OPTIONS control line for a description of GMIN, its default value results in an off-resistance of 1.0e+12 ohms.)

For the voltage controlled switch, the switch is in the ON state if

$$V_{ctrl} > (VT + VH)$$

It is in the OFF state if

$$V_{ctrl} \leq (VT - VH)$$

For the current controlled switch, the switch is in the ON state if

$$I_{ctrl} > (IT + IH)$$

It is in the OFF state if

$$I_{ctrl} \leq (IT - IH)$$

The use of an ideal element that is highly non-linear such as a switch can cause large discontinuities to occur in the circuit node voltages. A rapid change such as that associated with a switch changing state can cause numerical roundoff or tolerance problems leading to erroneous results or time step difficulties. The user of switches can improve the situation by taking the following steps:

1. First, it is wise to set ideal switch impedances just high or low enough to be negligible with respect to other circuit elements. Using switch impedances that are close to "ideal" in all cases aggravates the problem of discontinuities mentioned above. Of course, when modeling real devices such as MOSFETs, the on resistance should be adjusted to a realistic level depending on the size of the device being modeled.
2. When switches are placed around capacitors, the option CHGTOL should be reduced. Suggested value is 1e-16. This change informs WinSpice to be more careful around the switch points so that no errors are made due to the rapid change in the circuit. 5Spice users can use the Project Defaults Wizard to set this option.

### Time Step issues - Transient Analysis

This version of WinSpice adjusts the time step smaller in advance of the switch switching. This prevents the large time lag in the switch responding that is seen in traditional Spice (the delays

occur when the switch's control signal is not the Pulse waveform of an independent voltage or current source).

### 3.1.6.4 PSpice Switch Model (ISWITCH/VSWITCH)

General form:

```
.MODEL MNAME TYPE(PNAME1=PVAL1 PNAME2=PVAL2 ... )
```

Examples:

```
.MODEL SMOD VSWITCH(ROFF=5M ROFF=10E9 VON=1.1 VOFF=0.9)
```

```
.MODEL SMOD ISWITCH(ROFF=5M ROFF=10E9 ION=1.0MA IOFF=0)
```

The VSWITCH and ISWITCH forms of the model shown above are provided for compatibility with PSpice. The switch resistance varies continuously from its ON to its OFF value. The resistance cannot change from 0 to infinity, but must always have a finite positive values. By proper selection of the on and off resistances, they can be effectively zero and infinity in comparison to other circuit elements.

Recommended Resistance Values:

$ROFF \leq 1/GMIN$ . In WinSpice, GMIN defaults to  $1E-12$ .

$RON \geq 1E-14 * 1/GMIN$ .

Do not allow the ratio  $ROFF/RON$  to exceed  $1E+12$ . Spice loses accuracy rapidly beyond this and simulation failure may occur at  $1E+15$ .

The parameters available are:

name	parameter	units	default*	switch
VON	threshold voltage	Volts	1.0	V
VOFF	threshold voltage	Volts	0.0	V
ION	threshold current	Amps	1E-3	I
IOFF	threshold current	Amps	0.0	I
RON	on resistance		1.0	both
ROFF	off resistance		1E+6	both

\*These default values match PSpice. Other versions of WinSpice may have different default values.

#### Notes

- The PSpice implementation includes a resistance  $> 1E+9$  across the controlling nodes of the VSwitch. This resistance is not present in WinSpice.
- These switches do not work in Sensitivity analysis. All switch parameters will show a value of zero.

#### Convergence

The use of an element that is highly non-linear such as a switch can cause large discontinuities to occur in the circuit node voltages. A rapid change such as that associated with a switch changing state can cause numerical roundoff or tolerance problems leading to erroneous results or time step difficulties. The user of switches can improve the situation by taking the following steps:

1. First, it is wise to set ideal switch impedances just high or low enough to be negligible with respect to other circuit elements. Using switch impedances that are close to "ideal" in all cases aggravates the problem of discontinuities mentioned above. Of course, when modeling real devices such as MOSFETs, the on resistance should be adjusted to a realistic level depending on the size of the device being modeled.
2. The narrower the control range, (VON - VOFF) or (ION - IOFF), the more rapidly the node voltages at the switched contacts change. This aggravates the problem of discontinuities mentioned above.
3. When switches are placed around capacitors, the option CHGTOL should be reduced. Suggested value is 1e-16. This change informs WinSpice to be more careful around the switch points so that no errors are made due to the rapid change in the circuit. 5Spice users can use the Project Defaults Wizard to set this option.

### Technical discussion

ION or VON defines the point at which the switch resistance is RON. IOFF or VOFF defines the point at which the switch resistance has the value ROFF. The switch resistance varies smoothly between ROFF and RON.

In the case of the VSWITCH device, for the following equations:-

Vc = voltage across the control nodes

Lm =  $\ln((RON * ROFF)0.5)$

Lr =  $\ln(RON / ROFF)$

Vm =  $(VON + VOFF)/2$

Vd =  $ABS(VON - VOFF)$

Rs = switch resistance

For  $((VON > VOFF) \text{ and } (Vc \geq VON))$  or  $((VON < VOFF) \text{ and } (Vc \leq VON))$

Rs = RON

else if  $((VON > VOFF) \text{ and } (Vc \leq VOFF))$  or  $((VON < VOFF) \text{ and } (Vc \geq VOFF))$

Rs = ROFF

else

Rs =  $\exp(Lm + 3 Lr (Vc - Vm)/(2 Vd) - 2 Lr (Vc - Vm)^3/Vd^3)$

The ISWITCH device uses similar equations.

These equations give a continuous curve for Rs.

\* PSpice voltage controlled switch example

```
VS 1 0 SIN(0 10V 1KHZ)
```

```
RS 1 2 100K
```

```
R1 2 0 100K
```

```
S1 6 0 2 0 SMOD
```

```
VX 5 0 DC 5V
```

```
R2 5 6 1000
```



```
.MODEL SMOD VSWITCH(ROFF=100 ROFF=10000 VON=4 VOFF=1)

.TRAN 5US 2MS

.SAVE ALL
.PLOT TRAN V(2) V(6) V(5)
.PROBE
.END
```

circuit output:




Figure 1: VSWITCH example

### 3.1.7 Ixxxx and Vxxxx: Independent Sources

General form:

```
VXXXXXXXX N+ N- <<DC> DC/TRAN VALUE> <AC <ACMAG <ACPHASE>>>
+ <DISTOF1 <F1MAG <F1PHASE>>> <DISTOF2 <F2MAG <F2PHASE>>>
IYYYYYYYY N+ N- <<DC> DC/TRAN VALUE> <AC <ACMAG <ACPHASE>>>
+ <DISTOF1 <F1MAG <F1PHASE>>> <DISTOF2 <F2MAG <F2PHASE>>>
```

Examples:

```
VCC 10 0 DC 6
VIN 13 2 0.001 AC 1 SIN(0 1 1MEG)
ISRC 23 21 AC 0.333 45.0 SFFM(0 1 10K 5 1K)
VMEAS 12 9
VCARRIER 1 0 DISTOF1 0.1 -90.0
```

```
VMODULATOR 2 0 DISTOF2 0.01
IIN1 1 5 AC 1 DISTOF1 DISTOF2 0.001
```

N+ and N- are the positive and negative nodes, respectively. Note that voltage sources need not be grounded. Positive current is assumed to flow from the positive node, through the source, to the negative node. A current source of positive value forces current to flow out of the N+ node, through the source, and into the N- node.

Voltage sources, in addition to being used for circuit excitation, are the 'ammeters' for WinSpice. Zero valued voltage sources may be inserted into the circuit for the purpose of measuring current. They have no effect on circuit operation since they represent short-circuits.

DC/TRAN is the DC and transient analysis value of the source. If the source value is zero both for DC and transient analyses, this value may be omitted. If the source value is time-invariant (e.g., a power supply), then the value may optionally be preceded by the letters DC.

ACMAG is the AC magnitude and ACPHASE is the AC phase. The source is set to this value in the AC analysis. If ACMAG is omitted following the keyword AC, a value of unity is assumed. If ACPHASE is omitted, a value of zero is assumed. If the source is not an AC small-signal input, the keyword AC and the AC values are omitted.

DISTOF1 and DISTOF2 are the keywords that specify that the independent source has distortion inputs at the frequencies F1 and F2 respectively (see the description of the .DISTO control line). An optional magnitude and phase may follow the keywords. The default values of the magnitude and phase are 1.0 and 0.0 respectively.

Any independent source can be assigned a time-dependent value for transient. If a source is assigned a time-dependent value, the time-zero value is used for DC analysis. There are five independent source functions: pulse (PULSE), exponential (EXP), sinusoidal (SIN), piece-wise linear (PWL), and single-frequency FM (SFFM). If parameters other than source values are omitted or set to zero, the default values shown are assumed. In the descriptions below, TSTEP is the printing increment and TSTOP is the final time (see the .TRAN control line for explanation – section 5.1.9).

See sections 10.26 and 10.13 for parameters that can be altered using the 'alter' command (see 6.2.3).

### 3.1.7.1 PULSE(): Pulse

General form:

```
PULSE(V1 V2 TD TR TF PW PER)
```

Examples:

```
VIN 3 0 PULSE(-1 1 2NS 2NS 2NS 50NS 100NS)
```

parameter	default value	units
V1 (initial value)		Volts or Amps
V2 (pulsed value)		Volts or Amps
TD (delay time)	0.0	seconds
TR (rise time)	TSTEP	seconds

TF (fall time)	TSTEP	seconds
PW (pulse width)	TSTOP	seconds
PER(period)	TSTOP	seconds

The following table describes a single pulse so specified:

Time	value
0	V1
TD	V1
TD+TR	V2
TD+TR+PW	V2
TD+TR+PW+TF	V1
TSTOP	V1

Intermediate points are determined by linear interpolation.

### Special Cases

- If you specify 0 for PW (pulse width), the pulse amplitude V2 extends to the end of the period PER. If no period is specified, V2 extends to the end of the simulation. The pulse amplitude does not "fall" at TF. This is traditional Spice behavior.
- In this version of WinSpice, enter any negative value for PW to create a waveform where the pulse width is zero, such as a triangle wave.
- Use a negative value for TD (delay) to shift the starting point in the waveform while still having the waveform start immediately at TIME=0.

### 3.1.7.2 SIN(): Sinusoidal

General form:

```
SIN(VO VA FREQ TD THETA)
```

Examples:

```
VIN 3 0 SIN(0 1 100MEG 1NS 1E10)
```

parameters	default value	units
VO (offset)		Volts or Amps
VA (amplitude)		Volts or Amps
FREQ (frequency)	1/TSTOP	Hz
TD (delay)	0.0	seconds

THETA (damping factor)	0.0	1/seconds
------------------------	-----	-----------

The following table describes the shape of the waveform:

time	value
0 to TD	VO
TD to TSTOP	$VO + VAe^{-(t-TD)THETA} \sin(2\pi FREQ(t + TD))$

### 3.1.7.3 EXP(): Exponential

General Form:

EXP(V1 V2 TD1 TAU1 TD2 TAU2)

Examples:

VIN 3 0 EXP(-4 -1 2NS 30NS 60NS 40NS)

parameter	default value	units
V1 (initial value)		Volts or Amps
V2 (pulsed value)		Volts or Amps
TD1 (rise delay time)	0.0	seconds
TAU1 (rise time constant)	TSTEP	seconds
TD2 (fall delay time)	TD1+TSTEP	seconds
TAU2 (fall time constant)	TSTEP	seconds

The following table describes the shape of the waveform:

time	value
0 to TD1	V1
TD1 to TD2	$V1 + (V2 - V1) \left( 1 - e^{\frac{-(t-TD1)}{TAU1}} \right)$
TD2 to TSTOP	$V1 + (V2 - V1) \left( -e^{\frac{-(t-TD1)}{TAU1}} \right) + (V1 - V2) \left( 1 - e^{\frac{-(t-TD2)}{TAU2}} \right)$

### 3.1.7.4 PWL(): Piece-Wise Linear

General Form:

```
PWL(T1 V1 <T2 V2 T3 V3 T4 V4 ...>)
```

Examples:

```
VCLOCK 7 5 PWL(0 -7 10NS -7 11NS -3 17NS -3 18NS -7 50NS -7)
```

Each pair of values (Ti, Vi) specifies that the value of the source is Vi (in Volts or Amps) at time=Ti. The value of the source at intermediate values of time is determined by using linear interpolation on the input values.

If the first data point's time > 0, then its amplitude is used from time=0 to its own time value.

#### Waveform Repeat

In this version of **WinSpice**, the PWL sequence automatically repeats after it reaches it's final data point. Repeats begin with the first point in the list whose time > 0. The time interval from the last PWL point to this first repeat point is the time value of the first repeat point (time from zero).

In other words, during repeats, the last PWL point behaves as if it is at time=0. If there is a time=0 point, it is not used in repeats. This is required to provide a defined time interval between the last and first points during repeats.

To prevent repeats, enter a new final data point with the same amplitude as the existing final point, and a time value larger than the longest Transient simulation you plan to use. To avoid numerical problems, do not make this time greater than 100x the longest Transient simulation.

### 3.1.7.5 SFFM(): Single-Frequency FM

General Form:

```
SFFM(VO VA FC MDI FS)
```

Examples:

```
V1 12 0 SFFM(0 1M 20K 5 1K)
```

parameter	default value	units
VO (offset)		Volts or Amps
VA (amplitude)		Volts or Amps
FC (carrier frequency)	1/TSTOP	Hz
MDI (modulation index)		
FS (signal frequency)	1/TSTOP	Hz

The shape of the waveform is described by the following equation:

$$V(t) = V_0 + V_A \sin(2\pi FCt + MDI \sin(2\pi FS t))$$

### 3.1.8 Linear Dependent Sources

SPICE allows circuits to contain linear dependent sources characterised by any of the four equations

$$i = g v \quad v = e v \quad i = f i \quad v = h i$$

where  $g$ ,  $e$ ,  $f$ , and  $h$  are constants representing transconductance, voltage gain, current gain, and transresistance, respectively.

#### 3.1.8.1 Gxxxx: Linear Voltage-Controlled Current Sources

General form:

```
GXXXXXXXX N+ N- NC+ NC- VALUE
```

Examples:

```
G1 2 0 5 0 0.1MMHO
```

$N+$  and  $N-$  are the positive and negative nodes, respectively. Current flow is from the positive node, through the source, to the negative node.  $NC+$  and  $NC-$  are the positive and negative controlling nodes, respectively.  $VALUE$  is the transconductance (in mhos).

#### 3.1.8.2 Exxxx: Linear Voltage-Controlled Voltage Sources

General form:

```
EXXXXXXXXX N+ N- NC+ NC- GAIN
```

Examples:

```
E1 2 3 14 1 2.0
```

$N+$  is the positive node, and  $N-$  is the negative node.  $NC+$  and  $NC-$  are the positive and negative controlling nodes, respectively.  $GAIN$  is the voltage gain.

#### 3.1.8.3 Fxxxx: Linear Current-Controlled Current Sources

General form:

```
FXXXXXXXX N+ N- VNAME GAIN
```

Examples:

```
F1 13 5 VSENS 5
```

$N+$  and  $N-$  are the positive and negative nodes, respectively. Current flow is from the positive node, through the source, to the negative node.  $VNAME$  is the name of a voltage source through which the controlling current flows. The direction of positive controlling current flow is from the positive node, through the source, to the negative node of  $VNAME$ .  $GAIN$  is the current gain.

#### 3.1.8.4 Hxxxx: Linear Current-Controlled Voltage Sources

General form:

```
HXXXXXXXX N+ N- VNAME VALUE
```

Examples:

HX 5 17 VZ 0.5K

N+ and N- are the positive and negative nodes, respectively. VNAM is the name of a voltage source through which the controlling current flows. The direction of positive controlling current flow is from the positive node, through the source, to the negative node of VNAM. VALUE is the transresistance (in ohms).

### 3.1.9 Dependent Sources using POLY()

For compatibility with SPICE2, **WinSpice** allows circuits to contain dependent sources characterized by any of the four equations

$$i=f(v) \quad v=f(v) \quad i=f(i) \quad v=f(i)$$

where the functions must be polynomials, and the arguments may be multidimensional. The polynomial functions are specified by a set of coefficients  $p_0, p_1, \dots, p_n$ . Both the number of dimensions and the number of coefficients are arbitrary. The meaning of the coefficients depends upon the dimension of the polynomial, as shown in the following examples:

Suppose that the function is one-dimensional (that is, a function of one argument). Then the function value  $f_v$  is determined by the following expression in  $f_a$  (the function argument):

$$f_v = p_0 + (p_1 * f_a) + (p_2 * f_a^{**2}) + (p_3 * f_a^{**3}) + (p_4 * f_a^{**4}) + (p_5 * f_a^{**5}) + \dots$$

Suppose now that the function is two-dimensional, with arguments  $f_a$  and  $f_b$ . Then the function value  $f_v$  is determined by the following expression:

$$\begin{aligned} f_v = & p_0 + (p_1 * f_a) + (p_2 * f_b) + (p_3 * f_a^{**2}) + (p_4 * f_a * f_b) \\ & + (p_5 * f_b^{**2}) \\ & + (p_6 * f_a^{**3}) + (p_7 * f_a^{**2} * f_b) + (p_8 * f_a * f_b^{**2}) \\ & + (p_9 * f_b^{**3}) + \dots \end{aligned}$$

Consider now the case of a three-dimensional polynomial function with arguments  $f_a, f_b$ , and  $f_c$ . Then the function value  $f_v$  is determined by the following expression:

$$\begin{aligned} f_v = & p_0 + (p_1 * f_a) + (p_2 * f_b) + (p_3 * f_c) + (p_4 * f_a^{**2}) \\ & + (p_5 * f_a * f_b) \\ & + (p_6 * f_a * f_c) + (p_7 * f_b^{**2}) + (p_8 * f_b * f_c) + (p_9 * f_c^{**2}) \\ & + (p_{10} * f_a^{**3}) \\ & + (p_{11} * f_a^{**2} * f_b) + (p_{12} * f_a^{**2} * f_c) + (p_{13} * f_a * f_b^{**2}) \\ & + (p_{14} * f_a * f_b * f_c) \\ & + (p_{15} * f_a * f_c^{**2}) + (p_{16} * f_b^{**3}) + (p_{17} * f_b^{**2} * f_c) \\ & + (p_{18} * f_b * f_c^{**2}) \\ & + (p_{19} * f_c^{**3}) + (p_{20} * f_a^{**4}) + \dots \end{aligned}$$

Note: if the polynomial is one-dimensional and exactly one coefficient is specified, then SPICE assumes it to be  $p_1$  (and  $p_0 = 0.0$ ), in order to facilitate the input of linear controlled sources.

For all four of the dependent sources described below, the initial condition parameter is described as optional. If not specified, WinSpice assumes 0 the initial condition for dependent sources is an initial 'guess' for the value of the controlling variable. The program uses this initial condition to obtain the dc operating point of the circuit. After convergence has been obtained, the program continues iterating to obtain the exact value for the controlling variable. Hence, to reduce the computational effort for the dc operating point, or if the polynomial specifies a strong nonlinearity, a value fairly close to the actual controlling variable should be specified for the initial condition.

### 3.1.9.1 Voltage-Controlled Current Sources

General form:

```
GXXXXXXX N+ N- <POLY(ND)> NC1+ NC1- ... P0 <P1 ...> <IC=...>
```

Examples:

```
G1 1 0 5 3 0 0.1M
```

```
GR 17 3 17 3 0 1M 1.5M IC=2V
```

```
GMLT 23 17 POLY(2) 3 5 1 2 0 1M 17M 3.5U IC=2.5, 1.3
```

N+ and N- are the positive and negative nodes, respectively. Current flow is from the positive node, through the source, to the negative node. POLY(ND) only has to be specified if the source is multi-dimensional (one-dimensional is the default). If specified, ND is the number of dimensions, which must be positive. NC1+, NC1-, .are the positive and negative controlling nodes, respectively. One pair of nodes must be specified for each dimension. P0, P1, P2, ..., Pn are the polynomial coefficients. The (optional) initial condition is the initial guess at the value(s) of the controlling voltage(s). If not specified, 0.0 is assumed.

The polynomial specifies the source current as a function of the controlling voltage(s).

The second example above describes a current source with value

$$I = 1E-3*V(17,3) + 1.5E-3*V(17,3)**2$$

note that since the source nodes are the same as the controlling nodes, this source actually models a nonlinear resistor.

### 3.1.9.2 Voltage-Controlled Voltage Sources

General form:

```
EXXXXXXX N+ N- <POLY(ND)> NC1+ NC1- ... P0 <P1 ...> <IC=...>
```

Examples:

```
E1 3 4 21 17 10.5 2.1 1.75
```

```
EX 17 0 POLY(3) 13 0 15 0 17 0 0 1 1 1 IC=1.5,2.0,17.35
```

N+ and N- are the positive and negative nodes, respectively. POLY(ND) only has to be specified if the source is multi-dimensional (one-dimensional is the default). If specified, ND is the number of dimensions, which must be positive. NC1+, NC1-, ... are the positive and negative controlling nodes, respectively. One pair of nodes must be specified for each dimension.

P0, P1, P2, ..., Pn are the polynomial coefficients. The optional initial condition is the initial guess at the value(s) of the controlling voltage(s). If not specified, 0.0 is assumed.

The polynomial specifies the source voltage as a function of the controlling voltage(s).

The second example above describes a voltage source with value

$$V = V(13,0) + V(15,0) + V(17,0)$$

(in other words, an ideal voltage summer).



### 3.1.9.3 Current-Controlled Current Sources

**5Spice supports POLY only in the E and G sources**

General form:

```
FXXXXXXX N+ N- <POLY(ND)> VN1 <VN2 ...> P0 <P1 ...> <IC=...>
```

Examples:

```
F1 12 10 VCC 1MA 1.3M
FXFER 13 20 VSENS 0 1
```

N+ and N- are the positive and negative nodes, respectively. Current flow is from the positive node, through the source, to the negative node. POLY(ND) only has to be specified if the source is multi-dimensional (one-dimensional is the default). If specified, ND is the number of dimensions, which must be positive. VN1, VN2, ... are the names of voltage sources through which the controlling current flows; one name must be specified for each dimension. The direction of positive controlling current flow is from the positive node, through the source, to the negative node of each voltage source. P0, P1, P2, ..., Pn are the polynomial coefficients. The (optional) initial condition is the initial guess at the value(s) of the controlling current(s) (in Amps). If not specified, 0.0 is assumed. The polynomial specifies the source current as a function of the controlling current(s).

The first example above describes a current source with value

$$I = 1E-3 + 1.3E-3*I(VCC)$$

### 3.1.9.4 Current-Controlled Voltage Sources

**5Spice supports POLY only in the E and G sources**

General form:

```
HXXXXXXX N+ N- <POLY(ND)> VN1 <VN2 ...> P0 <P1 ...> <IC=...>
```

Examples:

```
HXY 13 20 POLY(2) VIN1 VIN2 0 0 0 0 1 IC=0.5 1.3
HR 4 17 VX 0 0 1
```

N+ and N- are the positive and negative nodes, respectively. POLY(ND) only has to be specified if the source is multi-dimensional (one-dimensional is the default). If specified, ND is the number of dimensions, which must be positive. VN1, VN2, ... are the names of voltage sources through which the controlling current flows; one name must be specified for each dimension. The direction of positive controlling current flow is from the positive node, through the source, to the negative node of each voltage source. P0, P1, P2, ..., Pn are the polynomial coefficients. The optional initial condition is the initial guess at the value(s) of the controlling current(s) (in Amps). If not specified, 0.0 is assumed. The polynomial specifies the source voltage as a function of the controlling current(s).

The first example above describes a voltage source with value

$$V = I(VIN1)*I(VIN2)$$

### 3.1.10 Non-linear Dependent Sources

This version of **WinSpice** supports the B non-linear source, sometimes referred to as the Arbitrary Source. The formula's syntax is extended beyond traditional Spice.

PSpice VALUE and TABLE syntax (used with PSpice E and G sources) is translated by 5Spice into B source syntax before the circuit is sent to WinSpice.

#### 3.1.10.1 Bxxxx: Non-linear Dependent Sources

General form:

```
BXXXXXXXX N+ N- V=EXPR
BXXXXXXXX N+ N- I=EXPR
```

Examples:

```
B1 0 1 I=cos(v(1))+sin(v(2))
B1 0 1 V=ln(cos(log(v(1,2)^2)))-v(3)^4+v(2)^v(1)
B1 3 4 I=17
B1 3 4 V=exp(pi^i(vdd))
```

N+ is the positive node, and N- is the negative node. The value of the expression for the V or I parameter determines the voltage across or current through the device, respectively. If I is given then the device is a current source, and if V is given the device is a voltage source. One and only one of these parameters must be given.

The small-signal AC behaviour of the non-linear source is a linear dependent source (or sources) with a proportionality constant equal to the derivative (or partial derivatives) of the source at the DC operating point.

The expressions given for V and I may be any function of node voltages and currents through voltage sources in the circuit.

In a transient analysis, any voltages or currents are evaluated at each time point.

In an AC, Noise and AC Sensitivity analysis, only the DC component of a voltage or current source when the initial operating point was calculated is used.

AC analysis caution

If the expression multiplies two inputs (node voltages or currents through voltage sources), the value of the partial derivatives depends on the DC operating point values of these inputs. example: multiplying inputs X and Y with Y at zero volts DC.

$F_{xy} = X * Y$ ,  $d(F_{xy})/dx$  is zero since Y is set to zero!

if Y is at 2v DC, then  $d(F_{xy})/dx = 2$

This is not what one might expect.

The following functions of real variables are defined:

Function	Description
abs(x)	The absolute value of x.
acos(x)	acos(x) in radians

acosh(x)	acosh(x) in radians
arctan(x)	Same as atan(x)
asin(x)	asin(x) in radians
asinh(x)	asinh(x) in radians
atan(x)	atan(x) in radians
atanh(x)	atanh(x) in radians
cos(x)	cos(x) (x in radians)
cosh(x)	cosh(x) (x in radians)
ddt(x)	time derivative of x (dx/dt) Transient simulation only, returns zero elsewhere. <b>Not Spice3 standard syntax.</b>
exp(x)	base e to the power x
if(t,x,y)	if t=TRUE, return x else return y. t is a Boolean expression that evaluates to TRUE or FALSE and can include logical and relational operators. x and y are either numerical values or expressions. <b>Not Spice3 standard syntax.</b>
ln(x)	log base e of x
log(x)	log base 10 of x
max(x,y)	The maximum of x and y. <b>Not Spice3 standard syntax.</b>
min(x,y)	The minimum of x and y. <b>Not Spice3 standard syntax.</b>
sdt(x)	time integral of x Transient simulation only, returns zero elsewhere. <b>Not Spice3 standard syntax.</b>

sgn(x)	Signum function. If $x > 0$ , returns 1, $x < 0$ returns -1. returns 0 if $x = 0$ .
sin(x)	sin(x) (x in radians)
sinh(x)	sinh(x) (x in radians)
sqrt(x)	Square root of x
tan(x)	tan(x) (x in radians)
tanh(x)	tanh(x) (x in radians)
u(x), ustep(x)	The unit step function, with a value of one for arguments greater than zero and a value of zero for arguments less than zero. <b>ustep is not Spice3 standard syntax.</b>
uramp(x)	The integral of the unit step: for an input x, the value is zero if x is less than zero, or if x is greater than zero the value is x.

**Table 1: Functions**

The u() and uramp() functions are useful in synthesizing piece-wise non-linear functions, though convergence may be adversely affected.

The following variables may be used in an expression:

VARIABLE	Meaning
v(nodeName)	circuit node voltage
v(n1, n2)	voltage difference between circuit nodes n1 and n2
i(Vsource)	current flowing in voltage source "Vsource". Spice uses voltage sources in the circuit to monitor current. In the circuit line for Vsource, you can set the source's voltage to zero.

FREQ	<p>The current circuit frequency in Herz in AC analysis.</p> <p>This variable has the value 0.0 during DC and Transient analyses.</p> <p>Use FREQ with another variable. It will not produce an output if used alone.</p> <p>note: FREQ was always zero in earlier versions of WinSpice.</p> <p><b>Not Spice3 standard syntax.</b></p>
TIME	<p>The current circuit time in seconds.</p> <p>This variable has the value 0.0 except in Transient analysis.</p> <p><b>Not Spice3 standard syntax.</b></p>
TEMP	<p>The current circuit temperature in degrees C.</p> <p><b>Not Spice3 standard syntax.</b></p>

**Table 2: Variables**

CONSTANT	Meaning
PI	3.1416....
e	base of natural log 2.7183....
{myParam}	<p>Include the value of a user defined parameter by enclosing it in braces.</p> <p><b>Not Spice3 standard syntax.</b></p>

**Table 3: Constants and Parameters**

The following standard operators are defined (precedence decreasing down the table):

Operator	Meaning
( )	Parentheses
unary -	Negation
~	<p>Logical NOT</p> <p>equal precedence with unary -</p> <p><b>Not Spice3 standard syntax.</b></p>
^	Exponentiation $x^y \rightarrow x^y$
*, /	Multiplication and division

+ , -	Addition and subtraction
< , <= , > , >=	Inequality <b>Not Spice3 standard syntax.</b>
= , !=	Equivalence see caution below. <b>Not Spice3 standard syntax.</b>
& , &&	Logical AND <b>Not Spice3 standard syntax.</b>
,	Logical OR <b>Not Spice3 standard syntax.</b>
? :	If-Then-Else see explanation below. <b>Not Spice3 standard syntax.</b>

**Table 4: Operators and Precedence**

### IF-THEN-ELSE and Logic

The If-Then-Else operator found in the C programming language is available here. This greatly increases the capabilities of the B line by allowing very complex equations to be defined. For example:

```
B1 3 4 V= (v(1) >= 1V) ? 5V : 0V
```

defined a voltage source which outputs 5V if the voltage at node 1 is greater than or equal to 1V and 0V otherwise. The letter "V" is optional.

When using Boolean operators like & and |, the expression on each side is evaluated to a logical true or false value using the the LONE, LZERO and LTHRESH .OPTION line settings (see section 5.3).

Evaluating an expression also returns a logical true or false value. For example:

```
B2 4 5 V=(v(14) > 7)
```

Caution: Testing for Equivalence (X == expected value)

When X is a calculated value or a node voltage, the finite resolution of the computer's floating point math may result in X not being exactly equal to the expected value. Recommend using an inequality like <= or >= in the comparison. See the B1 example above.

### Math Restrictions, Errors, Guidance

If the argument of log(), ln(), or sqrt() becomes less than zero, the absolute value of the argument is used. WinSpice substitutes a large number for the result when a divisor nears zero, the argument of log() or ln() nears zero, or exp() nears overflow. Other problems may occur when the argument for a function in a partial derivative enters a region where that function is undefined.

Spice fixes in this version of WinSpice

The traditional inaccuracy in division as the divisor approaches 1e-12 has been corrected. Corrected inaccuracy in atanh() for arguments very near +- 1. Several partial derivatives use different but equivalent math formulations to eliminate divide by zero errors.

5Spice suggestions

- It is surprisingly easy to get the exp() function to overflow. An argument in the range of +800 will do it.
- The expression may use very large or small number values inside itself. But do not create an expression that gives the B source output node voltage (or current) extreme values. Scale the equation so that typical output node voltage or current values are in the range of 1e3 to 1e-3 of other circuit voltage/current values.
- To avoid math related failures, remember that Spice often starts solving very far from the final solution.
- This version of WinSpice has comprehensive protections against overflow and divide by zero. In order to keep going - to try to get close enough to the solution so your equation behaves, the protections substitute very large numbers (in the range of 1e40) for the overflow value (1e308). These numbers are large in order to not limit the final solution. But a number this large appearing as the B source's output node voltage (or current) can easily cause your circuit to not converge.
- For best results, use IF-THEN syntax in your equation to protect against all overflow and divide by zero. When you avoid one of these problems, limit the number size to be perhaps ten times the expected value of that function at the final solution. Using a reasonable limit will allow the circuit to converge.

**Make a Non-Linear Component**

Non-linear resistors, capacitors, and inductors may be synthesized with the non-linear dependent source. Non-linear resistors are obvious. Non-linear capacitors and inductors are implemented with their linear counterparts by a change of variables implemented with the non-linear dependent source. The following subcircuit will implement a non-linear capacitor:

```
.Subckt nlcap  pos neg
* Bx: calculate f(input voltage)
*   you write this non-linear function
Bx  1    0    v = f(v(pos,neg))
* Cx: linear capacitance. use a realistic value.
Cx  2    0    1u
* Vx: used as Ammeter to measure current into the capacitor
Vx  2    1    DC 0
* Drive the current through Cx back into the circuit
Fx  pos  neg  Vx 1
.ends
```

Non-linear inductors are similar.

**3.1.10.2 Exxxx: Non-linear Voltage Controlled Voltage Source**

**Feature not supported. 5Spice translates PSpice "VALUE=" syntax to B source syntax.**

General form:

```
EXXXXXXX N+ N- VALUE=EXPR
```

Examples:

```
E1 0 1 VALUE=ln(cos(log(v(1,2)^2)))-v(3)^4+v(2)^v(1)
E1 3 4 VALUE=exp(pi^v(vdd))
```

### 3.1.10.3 Gxxxx: Non-linear Voltage Controlled Current Source

**Feature not supported. 5Spice translates PSpice "VALUE=" syntax to B source syntax.**

General form:

```
GXXXXXXX N+ N- VALUE=EXPR
```

Examples:

```
G1 0 1 VALUE=cos(v(1))+sin(v(2))
G1 3 4 VALUE=17
```

### 3.1.11 Txxxx: Lossless Transmission Lines

General form:

```
TXXXXXXX N1 N2 N3 N4 Z0=VALUE <TD=VALUE> <F=FREQ <NL=NRMLLEN>>
+ <IC=V1, I1, V2, I2>
```

Examples:

```
T1 1 0 2 0 Z0=50 TD=10NS
```

N1 and N2 are the nodes at port 1; N3 and N4 are the nodes at port 2. Z0 is the characteristic impedance. The length of the line may be expressed in either of two forms. The transmission delay, TD, may be specified directly (as TD=10ns, for example). Alternatively, a frequency F may be given, together with NL, the normalized electrical length of the transmission line with respect to the wavelength in the line at the frequency F. If a frequency is specified but NL is omitted, 0.25 is assumed (that is, the frequency is assumed to be the quarter-wave frequency). Note that although both forms for expressing the line length are indicated as optional, one of the two must be specified.

Note that this element models only one propagating mode. If all four nodes are distinct in the actual circuit, then two modes may be excited. To simulate such a situation, two transmission-line elements are required (see the example in Appendix A for further clarification).

The (optional) initial condition specification consists of the voltage and current at each of the transmission line ports. Note that the initial conditions (if any) apply 'only' if the UIC option is specified on the .TRAN control line.

Note that a lossy transmission line (see below) with zero loss may be more accurate than the lossless transmission line due to implementation details.



### 3.1.12 Oxxxx: Lossy Transmission Lines

General form:

```
OXXXXXXXX N1 N2 N3 N4 MNAME
```

Examples:

```
O23 1 0 2 0 LOSSYMOD
OCONNECT 10 5 20 5 INTERCONNECT
```

This is a two-port convolution model for single-conductor lossy transmission lines. N1 and N2 are the nodes at port 1; N3 and N4 are the nodes at port 2. Note that a lossy transmission line with zero loss may be more accurate than the lossless transmission line due to implementation details.

#### 3.1.12.1 Lossy Transmission Line Model (LTRA)

The uniform RLC/RC/LC/RG transmission line model (referred to as the LTRA model henceforth) models a uniform constant-parameter distributed transmission line. The RC and LC cases may also be modelled using the URC and TRA models; however, the newer LTRA model is usually faster and more accurate than the others are. The operation of the LTRA model is based on the convolution of the transmission line's impulse responses with its inputs (see [8]).

Note: for the RLC and LC cases with default option values, the model limits the Transient time step value to be no larger than the line's delay time.

The LTRA model takes a number of parameters, some of which must be given and others that are optional.

Name	Parameter	units/type	default	example
R	resistance/length	Z/unit	0.0	0.2
L	inductance/length	henrys/unit	0.0	9.13e-9
G	conductance/length	mhos/unit	0.0	0.0
C	capacitance/length	farads/unit	0.0	3.65e-12
LEN	length of line		no default	1.0
REL	breakpoint control	arbitrary unit	1	0.5
ABS	breakpoint control		1	5
NOSTEPLIMIT	don't limit time step to less than line delay	flag	not set	set
NOCONTROL	don't do complex time step control	flag	not set	set

Name	Parameter	units/type	default	example
LININTERP	use linear interpolation	flag	not set	set
MIXEDINTERP	use linear when quadratic seems bad		not set	set
COMPACTREL	special reltol for history compaction	flag	RELTOL	1.0e-3
COMPACTABS	special abstol for history compaction		ABSTOL	1.0e-9
TRUNCNR	use Newton-Raphson method for timestep control	flag	not set	set
TRUNCDONTCUT	don't limit time step to keep impulse-response errors low	flag	not set	set

The following types of lines have been implemented so far:-

- RLC (uniform transmission line with series loss only)
- RC (uniform RC line)
- LC (lossless transmission line), and RG (distributed series resistance and parallel conductance only)

Any other combination will yield erroneous results and should not be tried. The length LEN of the line must be specified.

NOSTEPLIMIT is a flag that will remove the default restriction of limiting time-steps to less than the line delay in the RLC case. NOCONTROL is a flag that prevents the default limiting of the time-step based on convolution error criteria in the RLC and RC cases. This speeds up simulation but may in some cases reduce the accuracy of results.

LININTERP is a flag that, when specified, will use linear interpolation instead of the default quadratic interpolation for calculating delayed signals.

MIXEDINTERP is a flag that, when specified, uses a metric for judging whether quadratic interpolation is not applicable and if so uses linear interpolation; otherwise it uses the default quadratic interpolation.

TRUNCDONTCUT is a flag that removes the default cutting of the time-step to limit errors in the actual calculation of impulse-response related quantities.

COMPACTREL and COMPACTABS are quantities that control the compaction of the past history of values stored for convolution. Larger values of these lower accuracy but usually increase simulation speed. These are to be used with the TRYTOCOMPACT option, described in the .OPTIONS section.

TRUNCNR is a flag that turns on the use of Newton-Raphson iterations to determine an appropriate timestep in the timestep control routines. The default is a trial and error procedure by cutting the previous timestep in half.

REL and ABS are quantities that control the setting of breakpoints.

The option most worth experimenting with for increasing the speed of simulation is REL. The default value of 1 is usually safe from the point of view of accuracy but occasionally increases computation time. A value greater than 2 eliminates all breakpoints and may be worth trying depending on the nature of the rest of the circuit, keeping in mind that it might not be safe from

the viewpoint of accuracy. Breakpoints may usually be entirely eliminated if it is expected the circuit will not display sharp discontinuities. Values between 0 and 1 are usually not required but may be used for setting many breakpoints.

COMPACTREL may also be experimented with when the option TRYTOCOMPACT is specified in a .OPTIONS card. The legal range is between 0 and 1. Larger values usually decrease the accuracy of the simulation but in some cases improve speed. If TRYTOCOMPACT is not specified on a .OPTIONS card, history compaction is not attempted and accuracy is high. NOCONTROL, TRUNCDONTCUT and NOSTEPLIMIT also tend to increase speed at the expense of accuracy.

### 3.1.13 Uxxxx: Uniform Distributed RC Lines

**This Spice model is not available in this version of WinSpice.**

The letter Uxxxx is used for proprietary logic gate models. These models are not compatible with PSpice logic gate models that also use the letter Uxxxx.

Uniform Distributed RC Lines (Lossy)

General form:

```
UXXXXXXXX N1 N2 N3 MNAME L=LEN <N=LUMPS>
```

Examples:

```
U1 1 2 0 URCMOD L=50U
URC2 1 12 2 UMODL l=1MIL N=6
```

N1 and N2 are the two element nodes the RC line connects, while N3 is the node to which the capacitances are connected. MNAME is the model name, LEN is the length of the RC line in meters. LUMPS, if specified, is the number of lumped segments to use in modelling the RC line (see the model description for the action taken if this parameter is omitted).

### 3.1.14 Uxxxx: Digital Logic Gates

This is a proprietary model, used by 5Spice. It is not intended to be used directly by WinSpice users.

The letter Uxxxx is used for proprietary logic gate models. See 5Spice documentation.

These models are not compatible with PSpice logic gate models that also use the letter Uxxxx.

General form:

```
Uxxxx . . . . .
```

## 3.2 Semiconductors

**WinSpice** has built-in models for the semiconductor devices, and the user need specify only the pertinent model parameter values.

The model for the BJT is based on the integral-charge model of Gummel and Poon; however, if the Gummel-Poon parameters are not specified, the model reduces to the simpler Ebers-Moll model.

In either case, charge-storage effects, ohmic resistances, and a current-dependent output conductance may be included.

The diode model can be used for either junction diodes or Schottky barrier diodes. The JFET model is based on the FET model of Shichman and Hodges.

Six MOSFET models are implemented: MOS1 is described by a square-law I-V characteristic, MOS2 [1] is an analytical model, while MOS3 [1] is a semi-empirical model; MOS6 [2] is a simple analytic model accurate in the short-channel region; MOS4 [3, 4] and MOS5 [5] are the BSIM (Berkeley Short-channel IGFET Model) and BSIM2. MOS2, MOS3, and MOS4 include second-order effects such as channel-length modulation, sub threshold conduction, scattering-limited velocity saturation, small-size effects, and charge-controlled capacitances.

The area factor used on the diode, BJT, JFET, and MESFET devices determines the number of equivalent parallel devices of a specified model. The affected parameters are marked with an asterisk under the heading 'area' in the model descriptions below. Several geometric factors associated with the channel and the drain and source diffusions can be specified on the MOSFET device line.

Two different forms of initial conditions may be specified for some devices. The first form is included to improve the DC convergence for circuits that contain more than one stable state. If a device is specified OFF, the DC operating point is determined with the terminal voltages for that device set to zero. After convergence is obtained, the program continues to iterate to obtain the exact value for the terminal voltages. If a circuit has more than one DC stable state, the OFF option can be used to force the solution to correspond to a desired state. If a device is specified OFF when in reality the device is conducting, the program still obtains the correct solution (assuming the solutions converge) but more iterations are required since the program must independently converge to two separate solutions. The .NODESET control line serves a similar purpose as the OFF option. The .NODESET option is easier to apply and is the preferred means to aid convergence.

The second form of initial conditions is specified for use with the transient analysis. These are true 'initial conditions' as opposed to the convergence aids above. See the description of the .IC control line and the .TRAN control line for a detailed explanation of initial conditions.

### 3.2.1 Dxxxx: Junction Diodes

General form:

```
DXXXXXXXX N+ N- MNAME <AREA> <OFF> <IC=VD> <TEMP=T>
```

Examples:

```
DBRIDGE 2 10 DIODE1
DCLMP 3 7 DMOD 3.0 IC=0.2
```

**N+** and **N-** are the positive and negative nodes, respectively.

**MNAME** is the model name, **AREA** is the area factor, and **OFF** indicates an (optional) initial condition on the device for DC analysis. If the area factor is omitted, a value of 1.0 is assumed.

The (optional) initial condition specification using **IC=VD** is intended for use with the UIC option on the .TRAN control line, when a transient analysis is desired starting from other than the quiescent operating point.

The (optional) TEMP value is the temperature at which this device is to operate, and overrides the temperature specification on the .OPTION control line.

#### 3.2.1.1 Diode Model (D)

The DC characteristics of the diode are determined by the parameters **IS** and **N**. An ohmic resistance, **RS**, is included.

Charge storage effects are modeled by a transit time, **TT**, and a non-linear depletion layer

capacitance which is determined by the parameters **CJO**, **VJ**, and **M**.

The temperature dependence of the saturation current is defined by the parameters **EG**, the energy and **XTI**, the saturation current temperature exponent. The nominal temperature at which these parameters were measured is **TNOM**, which defaults to the circuit-wide value specified on the **.OPTIONS** control line.

Reverse breakdown is modeled by an exponential increase in the reverse diode current and is determined by the parameters **BV** and **IBV** (both of which are positive numbers).

name	parameter	units	default	example	area
IS	saturation current	A	1.0e-14	1.0e-14	*
RS	ohmic resistance		0.01	10	*
N	emission coefficient	-	1	1.0	
TT	transit-time	sec	0	0.1ns	
CJO	zero-bias junction capacitance	F	0	2pF	*
VJ	junction potential	V	1	0.6	
M	grading coefficient	-	0.5	0.5	
EG	activation energy	eV	1.11	1.11 Si 0.69 Sbd 0.67 Ge	
XTI	saturation-current temp. exp	-	3.0	3.0 jn 2.0 Sbd	
KF	flicker noise coefficient	-	0		
AF	flicker noise exponent	-	1		
FC	coefficient for forward-bias depletion capacitance formula	-	0.5		
BV	reverse breakdown voltage	V	infinite	40.0	
IBV	current at breakdown voltage	A	1.0e-3		
TNOM	parameter measurement temperature	C	27	50	
TRS1	linear temperature coefficient for RS for PSpice compatibility	-	0		
TRS2	quadratic temp coefficient for RS for PSpice compatibility	-	0		

### 3.2.2 Qxxxx: Bipolar Junction Transistors (BJTs)

General form:

```
QXXXXXXXX NC NB NE <NS> MNAME <AREA> <OFF> <IC=VBE, VCE> <TEMP=T>
```

Examples:

```
Q23 10 24 13 QMOD IC=0.6, 5.0
Q50A 11 26 4 20 MOD1
```

Area syntax

```
Q1 1 2 3 MOD2 1.5
Q1 1 2 3 MOD2 AREA=1.5    non-standard syntax
Q1 1 2 3 MOD2 {AreaParam}
```

**NC**, **NB**, and **NE** are the collector, base, and emitter nodes, respectively. **NS** is the (optional) substrate node. If unspecified, ground is used.

**MNAME** is the model name, **AREA** is the area factor, and **OFF** indicates an (optional) initial condition on the device for DC analysis. If the area factor is omitted, a value of 1.0 is assumed. The (optional) initial condition specification using **IC=VBE**, **VCE** is intended for use with the UIC option on the .TRAN control line, when a transient analysis is desired starting from other than the quiescent operating point. See the .IC control line description for a better way to set transient initial conditions.

The (optional) **TEMP** value is the temperature at which this device is to operate, and overrides the temperature specification on the .OPTION control line.

### 3.2.2.1 BJT Models (NPN/PNP)

The bipolar junction transistor model in **WinSpice** is an adaptation of the integral charge control model of Gummel and Poon. This modified Gummel-Poon model extends the original model to include several effects at high bias levels. The model automatically simplifies to the simpler Ebers-Moll model when certain parameters are not specified. The parameter names used in the modified Gummel-Poon model have been chosen to be more easily understood by the program user, and to reflect better both physical and circuit design thinking.

The DC model is defined by the parameters **IS**, **BF**, **NF**, **ISE**, **IKF**, and **NE** which determine the forward current gain characteristics, **IS**, **BR**, **NR**, **ISC**, **IKR**, and **NC** which determine the reverse current gain characteristics, and **VAF** and **VAR** which determine the output conductance for forward and reverse regions.

Three ohmic resistances **RB**, **RC**, and **RE** are included, where **RB** can be highly current dependent. Base charge storage is modeled by forward and reverse transit times, **TF** and **TR**, the forward transit time **TF** being bias dependent if desired.

**CJE**, **VJE**, and **MJE** determine non-linear depletion layer capacitances for the B-E junction, **CJC**, **VJC**, and **MJC** for the B-C junction and **CJS**, **VJS**, and **MJS** for the C-S (Collector-Substrate) junction.

The temperature dependence of the saturation current, **IS**, is determined by the energy-gap, **EG**, and the saturation current temperature exponent, **XTI**. Additionally, the beta temperature exponent **XTB** in the new model models base current temperature dependence. It is assumed that the values specified were measured at the temperature **TNOM**, which can be specified on the .OPTIONS control line or overridden by a specification on the .MODEL line.

The BJT parameters used in the modified Gummel-Poon model are listed below. The parameter names used in earlier versions of **SPICE2** are still accepted.

Modified Gummel-Poon BJT Parameters.

name	parameter	units	default	example	area
IS	transport saturation current	A	1.0e-16	1.0e-15	*
BF	ideal maximum forward beta	-	100	100	

name	parameter	units	default	example	area
NF	forward current emission coefficient	-	1.0	1	
VAF	forward Early voltage	V	infinite	200	
IKF	corner for forward beta high current roll-off	A	infinite	0.01	*
ISE	B-E leakage saturation current	A	0	1.0e-13	*
NE	B-E leakage emission coefficient	-	1.5	2	
BR	ideal maximum reverse beta	-	1	0.1	
NR	reverse current emission coefficient	-	1	1	
VAR	reverse Early voltage	V	infinite	200	
IKR	corner for reverse beta high current roll-off	A	infinite	0.01	*
ISC	B-C leakage saturation current	A	0	1.0e-13	*
NC	B-C leakage emission coefficient	-	2	1.5	
RB	zero bias base resistance		0	100	*
IRB	current where base resistance falls halfway to its min value	A	infinite	0.1	*
RBM	minimum base resistance at high currents		RB	10	*
RE	emitter resistance		0	1	*
RC	collector resistance		0	10	*
CJE	B-E zero-bias depletion capacitance	F	0	2pF	*
VJE	B-E built-in potential	V	0.75	0.6	
MJE	B-E junction exponential factor	-	0.33	0.33	
TF	ideal forward transit time	sec	0	0.1ns	

name	parameter	units	default	example	area
XTF	coefficient for bias dependence of TF	-	0		
VTF	voltage describing VBC dependence of TF	V	infinite		
ITF	high-current parameter for effect on TF	A	0		*
PTF	excess phase at freq=1.0/(TF*2PI) Hz	deg	0		
CJC	B-C zero-bias depletion capacitance	F	0	2pF	*
VJC	B-C built-in potential	V	0.75	0.5	
MJC	B-C junction exponential factor	-	0.33	0.5	
XCJC	fraction of B-C depletion capacitance connected to internal base node	-	1		
TR	ideal reverse transit time	sec	0	10ns	
CJS	zero-bias collector-substrate capacitance	F	0	2pF	*
VJS	substrate junction built-in potential	V	0.75		
MJS	substrate junction exponential factor	-	0	0.5	
XTB	forward and reverse beta temperature exponent	-	0		
EG	energy gap for temperature effect on IS	eV	1.11		
XTI	temperature exponent for effect on IS	-	3		
KF	flicker-noise coefficient	-	0		
AF	flicker-noise exponent	-	1		
FC	coefficient for forward-bias depletion capacitance formula	-	0.5		
TNOM	Parameter measurement temperature	C	27	50	



### 3.2.3 Jxxxx: Junction Field-Effect Transistors (JFETs)

General form:

```
JXXXXXXXX ND NG NS MNAME <AREA> <OFF> <IC=VDS, VGS> <TEMP=T>
```

Examples:

```
J1 7 2 3 JM1 OFF
```

**ND**, **NG**, and **NS** are the drain, gate, and source nodes, respectively.

**MNAME** is the model name, **AREA** is the area factor, and **OFF** indicates an (optional) initial condition on the device for DC analysis. If the area factor is omitted, a value of 1.0 is assumed.

The (optional) initial condition specification, using **IC=VDS**, **VGS** is intended for use with the UIC option on the .TRAN control line, when a transient analysis is desired starting from other than the quiescent operating point. See the .IC control line for a better way to set initial conditions.

The (optional) **TEMP** value is the temperature at which this device is to operate, and overrides the temperature specification on the .OPTION control line.

#### 3.2.3.1 JFET Models (NJF/PJF)

**WinSpice** provides two JFET models:-

LEVEL=1 -> Shichman-Hodges

LEVEL=2 -> Parker-Skellern FET model (see [9])

The Level 1 JFET model is derived from the FET model of Shichman and Hodges.

The Level 2 model is an alternative model by Anthony Parker at Macquarie University.

In both models, the DC characteristics are defined by the parameters **VTO** and **BETA**, which determine the variation of drain current with gate voltage, **LAMBDA**, which determines the output conductance, and **IS**, the saturation current of the two gate junctions. Two ohmic resistances, **RD** and **RS**, are included. Charge storage is modelled by non-linear depletion layer capacitances for both gate junctions which vary as the -1/2 power of junction voltage and are defined by the parameters **CGS**, **CGD**, and **PB**.

Name	Parameter	units	default	example	area
VTO	threshold voltage (VTO)	V	-2.0	-2.0	
BETA	transconductance parameter (B)	A/V <sup>2</sup>	1.0e-4	1.0e-3	*
LAMBDA	channel-length modulation parameter (λ)	1/V	0	1.0e-4	
RD	drain ohmic resistance		0	100	*
RS	source ohmic resistance		0	100	*
CGS	zero-bias G-S junction capacitance (Cgs)	F	0	5pF	*
CGD	zero-bias G-D junction capacitance (Cgd)	F	0	1pF	*

Name	Parameter	units	default	example	area
PB	gate junction potential	V	1	0.6	
IS	gate junction saturation current (IS)	A	1.0e-14	1.0e-14	*
B	doping tail parameter	-	1	1.1	
KF	flicker noise coefficient	-	0		
AF	flicker noise exponent	-	1		
FC	coefficient for forward-bias depletion capacitance formula	-	0.5		
TNOM	parameter measurement temperature	C	27	50	

### 3.2.4 Mxxxx: MOSFETs

General form:

```
MXXXXXXXX ND NG NS NB MNAME <L=VAL> <W=VAL> <AD=VAL> <AS=VAL>
+ <PD=VAL> <PS=VAL> <NRD=VAL> <NRS=VAL> <OFF>
+ <IC=VDS, VGS, VBS> <TEMP=T>
```

Examples:

```
M1 24 2 0 20 TYPE1
M31 2 17 6 10 MODM L=5U W=2U
M1 2 9 3 0 MOD1 L=10U W=5U AD=100P AS=100P PD=40U PS=40U
```

**ND**, **NG**, **NS**, and **NB** are the drain, gate, source, and bulk (substrate) nodes, respectively.

**MNAME** is the model name.

#### Geometry

**L** and **W** are the channel length and width, in meters. **AD** and **AS** are the areas of the drain and source diffusions, in meters<sup>2</sup>. Note that the suffix U specifies microns (1e-6 m) and P sq.-microns (1e-12 m<sup>2</sup>).

If any of **L**, **W**, **AD**, or **AS** are not specified, the default values defined by the .OPTION control line variables **DEFL**, **DEFW**, **DEFAD** and **DEFAS** are used (see section 5.3). The use of defaults simplifies input file preparation, as well as the editing required if device geometry's are to be changed.

#### DEFL and DEFW caution

Modern short channel MOSFET models may crash WinSpice if neither **L** and **W**, nor **DEFL** and **DEFW**, are specified. This is due to Spice's huge default dimensions chosen 40 years ago. Use the .OPTION control line to enter new default dimensions.

**L** and **W** alternative for Level 1,2,3 models

In this version of **WinSpice**, you can also specify **L** and/or **W** in the .Model definition. If you do

1. the model's value will be used if L or W is not specified in the MXXXXXX line

2. the values of variables **DEFL**, **DEFW** are ignored for that model. This alternative is for PSpice compatibility.

**PD** and **PS** are the perimeters of the drain and source junctions, in meters and default to 0.0

#### Other

**NRD** and **NRS** designate the equivalent number of squares of the drain and source diffusions; these values multiply the sheet resistance **RSH** specified on the .MODEL control line for an accurate representation of the parasitic series drain and source resistance of each transistor. **NRD** and **NRS** default to 1.0.

**OFF** indicates an (optional) initial condition on the device for DC analysis. The (optional) initial condition specification using **IC=VDS, VGS, VBS** is intended for use with the UIC option on the .TRAN control line, when a transient analysis is desired starting from other than the quiescent operating point. See the .IC control line for a better and more convenient way to specify transient initial conditions.

The (optional) **TEMP** value is the temperature at which this device is to operate, and overrides the temperature specification on the .OPTION control line. The temperature specification is ONLY valid for level 1, 2, 3 and 6 MOSFETs, not for other levels.

#### 3.2.4.1 MOSFET Models (NMOS/PMOS)

SPICE provides four MOSFET device models, which differ in the formulation of the I-V characteristic. **WinSpice** adds BSIM3, BSIM4, B3SOI, B4SOI and EKV models. The model parameter LEVEL specifies the model to be used:

LEVEL=1	MOS1, Shichman-Hodges
LEVEL=2	MOS2 (as described in [1])
LEVEL=3	MOS3, a semi-empirical model(see [1])
LEVEL=4	BSIM1 (as described in [3])
LEVEL=5	BSIM2 (as described in [5])
LEVEL=6	MOS6 (as described in [6])
LEVEL=7	BSIM3 v3.1 (for PSpice compatibility)
LEVEL=8	BSIM3 see VERSION=xxx options
LEVEL=9	B3SOI
LEVEL=10	B4SOI
LEVEL=14	BSIM4

LEVEL=44	EKV
LEVEL=49	<p>same as Level 8.</p> <p>This was originally an HSpice only BSIM3 Level. WinSpice ignores HSpice specific model parameters. Results will differ from HSpice.</p> <p>Level 49 is also now used by MOSIS for BSIM3 models provided for use with Spice3 simulators such as WinSpice. These models are fully compatible and do not include HSpice parameters. Confusing.</p>
LEVEL=53	<p>same as Level 8.</p> <p>HSpice level for BSIM3 models compatible with Spice Level 8. WinSpice ignores any HSpice specific model parameters, if present.</p>
LEVEL=54	<p>same as Level 14.</p> <p>originally an HSpice only Level.</p>

### MODEL LEVEL

The LEVEL parameter is required since it tells **WinSpice** which model to use. Different Spice programs expect different values for the LEVEL parameter.

This version of **WinSpice** accepts traditional Level 8 and also Levels 49 and 53 as Spice BSIM3. It accepts Level 49 since MOSIS (and perhaps other model vendors) are releasing Spice3 models as Level 49 (49 was originally an incompatible HSpice BSIM3 Level with added parameters). If you are uncertain if a Level 49 model is Spice3 (WinSpice) compatible, read the header of the model file. Level 53 is an HSpice level compatible with Spice3 Level 8. WinSpice ignores any HSpice specific parameters that may be present in Level 53.

The program also accepts both Level 14 and Level 54 (HSpice Level) as Spice BSIM4. Other model Levels are hopefully not ambiguous.

The LEVEL is selected by placing a 'LEVEL=x' parameter in the .MODEL line. Modify the level number to match **WinSpice** if necessary. If 'LEVEL=' is missing, recommend placing it as the first parameter in the line.

for level 14:

```
.MODEL BSIM4_47N NMOS LEVEL=14 VERSION=4.7.0    followed by 400 process
parameters
```

### Model Version Control

Three versions of the BSIM3 model are supported in this version of **WinSpice**. Multiple versions are needed because the earliest version of BSIM3 is not compatible with more recent ones in terms of the model parameters. Or so we have been told - we are discrete device people here at 5Spice. The model version is selected by placing a 'VERSION=x.x' or 'VERSION=x.x.x' parameter in the .MODEL line, following the table below.

This table is specific to this version of **WinSpice**. The "default" model level (the version used when there is no Version parameter) has changed over time for all Spice programs as the model levels have evolved. So if your model parameter set doesn't specify which Version it is, you will be guessing.

The user should determine compatibility of earlier version BSIM4 or B4SOI model parameters with the **WinSpice** model versions shown below.

A VERSION parameter is required for the BSIM3 model but not for the others.

VERSION=	MODEL
VERSION=3.1	BSIM3 v3.1
VERSION=3.2 =3.2.0 =3.2.2 =3.2.3 =3.2.4	BSIM3 v3.2.4
VERSION=3.3 =3.3.0	BSIM3 v3.3
any or omitted	BSIM4 v4.7.0
any or omitted	B3SOI v3.2 B4SOI v4.4
not used	EKV v2.6

### BSIM3, BSIM4, B3SOI, B4SOI, EKV process based Models

**Caution:** Some of these models can crash WinSpice if the user does not either specify length and width for the model or change WinSpice's default length and width. See the .OPTIONS section 5.3 to specify default length **DEFL** and width **DEFW**.

For more information about these models, search the Internet with the model's name. The BSIM and BSOI models were developed by the University of California's Berkeley BSIM Research Group. The EKV model is from Ecole Polytechnique Federale de Lausanne (see <http://legwww.epfl.ch/ekv>).

You can also find useful information and BSIM model parameter sets at the MOSIS web site. They discuss such things as why and how the Spice and HSpice BSIM models differ. This version of **WinSpice** does not support the extra parameters and different default settings of the HSpice versions of the BSIM models.

Recent BSIM3 and BSIM4 versions provide default parameter values in the computer code supplied to Spice program developers. Therefore you can play with these models in **WinSpice** using just a few parameters from the full set of 100+ parameters. Get a full parameter set for your fabrication process if you want to be serious.

### 3.2.4.2 MOSFET Model Parameters

The DC characteristics of the level 1 through level 3 MOSFETs are defined by the device parameters **VTO**, **KP**, **LAMBDA**, **PHI** and **GAMMA**. These parameters are computed by **WinSpice** if process parameters (**NSUB**, **TOX**, ...) are given, but user-specified values always override. **VTO** is positive (negative) for enhancement mode and negative (positive) for depletion mode N-channel (P-channel) devices.

Charge storage is modeled by three constant capacitors, **CGSO**, **CGDO**, and **CGBO** which represent overlap capacitances, by the non-linear thin-oxide capacitance which is distributed among the gate, source, drain, and bulk regions, and by the non-linear depletion-layer capacitances for both substrate junctions divided into bottom and periphery. These vary as the **MJ** and **MJSW** power of junction voltage respectively, and are determined by the parameters **CBD**, **CBS**, **CJ**, **CJSW**, **MJ**, **MJSW** and **PB**. Charge the piecewise linear voltages-dependent capacitance model proposed by Meyer models storage effects. The thin-oxide charge-storage effects are treated slightly different for the LEVEL=1 model. These voltage-dependent capacitances are included only if **TOX** is specified in the input description and they are represented using Meyer's formulation.

There is some overlap among the parameters describing the junctions, e.g. the reverse current can be input either as **IS** (in A) or as **JS** (in A/m<sup>2</sup>). Whereas the first is an absolute value the second is multiplied by **AD** and **AS** to give the reverse current of the drain and source junctions respectively. This methodology has been chosen since there is no sense in relating always junction characteristics with **AD** and **AS** entered on the device line; the areas can be defaulted. The same idea applies also to the zero-bias junction capacitances **CBD** and **CBS** (in F) on one hand, and **CJ** (in F/m<sup>2</sup>) on the other.

The parasitic drain and source series resistance can be expressed as either **RD** and **RS** (in ohms) or **RSH** (in ohms/sq.), the latter being multiplied by the number of squares **NRD** and **NRS** input on the device line.

A discontinuity in the MOS level 3 model with respect to the **KAPPA** parameter has been detected (see [10]). The supplied fix has been implemented in **WinSpice**. Since this fix may affect parameter fitting, the option "BADMOS3" may be set to use the old implementation (see the section 5.3 on simulation variables and the ".OPTIONS" line).

SPICE level 1, 2, 3 and 6 parameters:

Name	Parameter	units	default	example
LEVEL	model index	-	1	
L	optional channel length for PSpice compatibility. scaled with SCALE option. (LEVELS 1,2,3 only)	m		
W	optional channel width for PSpice compatibility. scaled with SCALE option. (LEVELS 1,2,3 only)	m		
VTO	zero-bias threshold voltage (VTO)	V	0.0	1.0
KP	transconductance parameter	A/V <sup>2</sup>	2.0e-5	3.1e-5
GAMMA	bulk threshold parameter ( )	V <sup>1/2</sup>	0.0	0.37

Name	Parameter	units	default	example
PHI	surface potential ( )	V	0.6	0.65
LAMBDA	channel-length modulation (MOS1 and MOS2 only) ( )	1/V	0.0	0.02
RD	drain ohmic resistance		0.0	1.0
RS	source ohmic resistance		0.0	1.0
CBD	zero-bias B-D junction capacitance	F	0.0	20fF
CBS	zero-bias B-S junction capacitance	F	0.0	20fF
IS	bulk junction saturation current (IS)	A	1.0e-14	1.0e-15
PB	bulk junction potential	V	0.8	0.87
CGSO	gate-source overlap capacitance per meter channel width	F/m	0.0	4.0e-11
CGDO	gate-drain overlap capacitance per meter channel width	F/m	0.0	4.0e-11
CGBO	gate-bulk overlap capacitance per meter channel length	F/m	0.0	2.0e-10
RSH	drain and source diffusion sheet resistance	/square	0.0	10.0
CJ	zero-bias bulk junction bottom cap per sq.-meter of junction area	F/m <sup>2</sup>	0.0	2.0e-4
MJ	bulk junction bottom grading coefficient.	-	0.5	0.5
CJSW	zero-bias bulk junction sidewall cap. per meter of junction perimeter	F/m	0.0	1.0e-9
MJSW	bulk junction sidewall grading coefficient.	-	0.50 (level1) 0.33 (level2, 3)	
JS	bulk junction saturation current per sq.-meter of junction area	A/m <sup>2</sup>		1.0e-8
TOX	Oxide thickness	meter	1.0e-7	1.0e-7
NSUB	Substrate doping	1/cm <sup>3</sup>	0.0	4.0e15
NSS	Surface state density	1/cm <sup>2</sup>	0.0	1.0e10
NFS	fast surface state density	1/cm <sup>2</sup>	0.0	1.0e10

Name	Parameter	units	default	example
TPG	type of gate material: +1 opp. to substrate -1 same as substrate 0 Al gate	-	1.0	
XJ	Metallurgical junction depth	meter	0.0	1
LD	lateral diffusion	meter	0.0	0.8
UO	surface mobility	cm <sup>2</sup> /Vs	600	700
UCRIT	critical field for mobility degradation (MOS2 only)	V/cm	1.0e4	1.0e4
UEXP	critical field exponent in mobility degradation (MOS2 only)	-	0.0	0.1
UTRA	Transverse field coefficient (mobility) (deleted for MOS2)	-	0.0	0.3
VMAX	Maximum drift velocity of carriers	m/s	0.0	5.0e4
NEFF	total channel-charge (fixed and mobile) coefficient (MOS2 only)	-	1.0	5.0
KF	flicker noise coefficient	-	0.0	1.0e-26
AF	flicker noise exponent	-	1.0	1.2
FC	Coefficient for forward-bias depletion capacitance formula	-	0.5	
DELTA	width effect on threshold voltage (MOS2 and MOS3)	-	0.0	1.0
THETA	mobility modulation (MOS3 only)	1/V	0.0	0.1
ETA	static feedback (MOS3 only)	-	0.0	1.0
KAPPA	Saturation field factor (MOS3 only)	-	0.2	0.5
TNOM	Parameter measurement temperature	C	27	50

The level 4 and level 5 (BSIM1 and BSIM2) parameters are all values obtained from process characterization, and can be generated automatically. J. Pierret [4] describes a means of generating a 'process' file, and the program Proc2Mod provided with **WinSpice** converts this file into a sequence of BSIM1 ".MODEL" lines suitable for inclusion in a **WinSpice** input file. Parameters marked below with an \* in the l/w column also have corresponding parameters with a length and width dependency. For example, VFB is the basic parameter with units of Volts, and LVFB and WVFB also exist and have units of Volt-micrometer. The formula



$$P = P_0 + \frac{P_L}{L_{effective}} + \frac{P_W}{W_{effective}}$$

is used to evaluate the parameter for the actual device specified with

$$L_{effective} = L_{input} - DL$$

and

$$W_{effective} = W_{input} - DW$$

Note that unlike the other models in **WinSpice**, the BSIM1 and BSIM2 models are designed for use with a process characterization system that provides all the parameters, thus there are no defaults for the parameters, and leaving one out is considered an error. For an example set of parameters and the format of a process file, see the SPICE2 implementation notes [3].

For more information on BSIM2, see reference [5].

SPICE BSIM (level 4) parameters.

Name	Parameter	units	l/w
VFB	flat-band voltage	V	*
PHI	surface inversion potential	V	*
K1	body effect coefficient	$\sqrt{1/2}$	*
K2	drain/source depletion charge-sharing coefficient	-	*
ETA	zero-bias drain-induced barrier-lowering coefficient	-	*
MUZ	zero-bias mobility	$\text{cm}^2/(\text{V s})$	
DL	shortening of channel	$\mu\text{m}$	
DW	narrowing of channel	$\mu\text{m}$	
U0	zero-bias transverse-field mobility degradation coefficient	$\text{V}^{-1}$	*
U1	zero-bias velocity saturation coefficient	$\mu\text{m}/\text{V}$	*
X2MZ	sens. of mobility to substrate bias at $V_{ds}=0$	$\text{cm}^2/(\text{V}^2 \text{ s})$	*
X2E	sens. of drain-induced barrier lowering effect to substrate bias	$\text{V}^{-1}$	*

Name	Parameter	units	I/w
X3E	sens. of drain-induced barrier lowering effect to drain bias at $V_{ds}=V_{dd}$	$V^{-1}$	*
X2U0	sens. of transverse field mobility degradation effect to substrate bias	$V^{-2}$	*
X2U1	sens. of velocity saturation effect to substrate bias	$\mu m V^{-2}$	*
MUS	mobility at zero substrate bias and at $V_{ds}=V_{dd}$	$cm^2 / (V^2 s)$	
X2MS	sens. of mobility to substrate bias at $V_{ds}=V_{dd}$	$cm^2 / (V^2 s)$	*
X3MS	sens. of mobility to drain bias at $V_{ds}=V_{dd}$	$cm^2 / (V^2 s)$	*
X3U1	sens. of velocity saturation effect on drain bias at $V_{ds}=V_{dd}$	$\mu mV$	*
TOX	gate oxide thickness	$\mu m$	
TEMP	temperature at which parameters were measured	$^{\circ}C$	
VDD	measurement bias range	V	
CGDO	gate-drain overlap capacitance per meter channel width	F/m	
CGSO	gate-source overlap capacitance per meter channel width	F/m	
CGBO	gate-bulk overlap capacitance per meter channel length	F/m	
XPART	gate-oxide capacitance-charge model flag	-	
N0	zero-bias sub threshold slope coefficient	-	*
NB	sens. of sub threshold slope to substrate bias	-	*
ND	sens. of sub threshold slope to drain bias	-	*
RSH	drain and source diffusion sheet resistance	/[ ]	
JS	source drain junction current density	$A/m^2$	
PB	built in potential of source drain junction	V	

Name	Parameter	units	I/w
MJ	Grading coefficient of source drain junction	-	
PBSW	built in potential of source, drain junction sidewall	V	
MJSW	grading coefficient of source drain junction sidewall	-	
CJ	Source drain junction capacitance per unit area	F/m <sup>2</sup>	
CJSW	source drain junction sidewall capacitance per unit length	F/m	
WDF	source drain junction default width	m	
DELL	Source drain junction length reduction	m	

**XPART** = 0 selects a 40/60 drain/source charge partition in saturation, while XPART=1 selects a 0/100 drain/source charge partition.

**ND**, **NG**, and **NS** are the drain, gate, and source nodes, respectively.

**MNAME** is the model name, **AREA** is the area factor, and **OFF** indicates an (optional) initial condition on the device for DC analysis. If the area factor is omitted, a value of 1.0 is assumed.

The (optional) initial condition specification, using **IC=VDS**, **VGS** is intended for use with the UIC option on the .TRAN control line, when a transient analysis is desired starting from other than the quiescent operating point. See the .IC control line for a better way to set initial conditions.

### 3.2.4.3 VDMOS Model

**The VDMOS power MOSFET model is supplied courtesy of the open source program ngSpice.**

ngSpice intends this model to be similar or equivalent to the VDMOS model in LTSpice.

ngSpice's copyright statement for the model follows the parameter list.

**The following is the ngSpice documentation of their VDMOS model.**

WinSpice notes

1. This model is new to WinSpice in mid 2018. Use the model with caution as ngSpice implemented significant changes to it three months earlier.
2. The sub-threshold parameter KSUBTHRES below is present in LTSpice's VDMOS since perhaps 2014. Online forum comments indicate VDMOS calculations based on it model the subthreshold region more accurately than those using previous subthreshold parameters. Modeling the subthreshold region is important if you are operating the power MOSFET as a linear device at low currents.
3. The model does not work with Sensitivity analysis in WinSpice. A math error will occur.

-----

## 11.3 Power MOSFET model (VDMOS)

The VDMOS model is a relatively simple power MOS model. Its current equations are based on the MOS1 model. The gate-source capacitance is set to a constant value by parameter Cgs. The drain-source capacitance is evaluated from parameters Cgdmax, Cgdmin, and A. The drainsource capacitance is that of a parallel pn diode and calculated by Cjo, fc, and m. Leakage and breakdown are modelled by the parallel pn diodes as well, using is and other parameters. A subthreshold current model is available, using a single parameter ksubthres. Quasi-saturation is modelled with parameters rq and vq. Mtriode may be used here as well.

This model does not have a level parameter. It is invoked by the VDMOS token preceding the parameters on the .model line. P-channel or n-channel are selected by the flags Pchan and Nchan. If no flag is given, n-channel is the default. Standard MOS instance parameters Wand L are not acknowledged because they are not design parameters and are not provided by the device manufacturers.

Please note that if you call the transistor using the general form given below, the third and fourth nodes have always to be the same (e.g. ns). The device multiplier for this model is named mu!

The following 'parameters' in the .model line are not model parameters, but serve information purposes for the user: mfg=..., Vds=..., Ron=..., and Qg=... They are ignored by ngspice.

General form:

```
MXXXXXXXX nd ng ns ns mname <mu> <temp=t> <dtemp=t>
```

Example:

```
M1 24 2 0 0 IXTH48P20P
.MODEL IXTH48P20P VDMOS Pchan Vds=200 VTO=-4 KP=10 Lambda=5m
+ Mtriode=0.3 Ksubthres=120m Rs=10m Rd=20m Rds=200e6
+ Cgdmax=6000p Cgdmin=100p A=0.25 Cgs=5000p Cjo=9000p
+ Is=2e-6 Rb=20m BV=200 IBV=250e-6 NBV=4 TT=260e-9
```

## NGSPICE VDMOS parameters

Name	Parameter	Units	Default	Example
NCHAN	NMOS	-	default, if not given	-
PCHAN	PMOS		required, if PMOS	-

Name	Parameter	Units	Default	Example
VTO	Zero-bias threshold voltage ( $V_{T0}$ )	V	0.0	
KP	Transconductance parameter	A/V <sup>2</sup>	1.0	
LAMBDA	Channel length modulation	1/V	0.0	
RD	Drain ohmic resistance	Ω	0.0	
RS	Source ohmic resistance	Ω	0.0	
RG	Gate ohmic resistance	Ω	0.0	
KF	Flicker noise coefficient	-	0.0	
AF	Flicker noise exponent	-	1.0	
TNOM	Parameter measurement	°C	27	
RQ	Quasi saturation resistance fitting parameter	Ω	0.0	
VQ	Quasi saturation voltage fitting parameter	V	1.0e-14	
MTRIODE	Conductance multiplier in triode region	-	1.0	
SUBSLOPE	slope in the dual parameter subthreshold model	-	0.0	
SUBSHIFT	shift along gate voltage axis in the dual parameter subthreshold model	V	0.0	
KSUBTHRES	slope in the single parameter subthreshold model	-	0.0	
BV	Vds breakdown voltage	V	infinite	
IBV	Current at Vds=bv	A	1.0e-10	
NBV	Vds breakdown emission coefficient	-	1.0	
RDS	Drain-source shunt resistance	Ω	infinite	
RB	Body diode ohmic resistance	Ω	0.0	

Name	Parameter	Units	Default	Example
N	Body diode emission coefficient	-	0.0	
TT	Body diode transit time	s	0.0	
EG	Body diode activation energy for temperature effect on IS	eV	1.11	
XTI	Body diode saturation current temperature exponent	-		
IS	Body diode saturation current	A	1.0e-14	
VJ	Body diode junction potential	V	0.8	
FC	Body diode coefficient for forward-bias depletion capacitance formula	-	0.0	
CJO	Zero-bias body diode junction capacitance	F	0.0	
M	Body diode grading coefficient	-	1.0	
CGDMIN	Minimum non-linear G-D capacitance	F	0.0	
CGDMAX	Maximum non-linear G-D capacitance	F	0.0	
A	Non-linear Cgd capacitance parameter	-	1	
CGS	Gate-source capacitance	F	0.0	

----- ngspice -----  
 ----- 'Modified BSD' -----

Copyright 1985 - 2018, Regents of the University of California and others

Redistribution and use in source and binary forms, with or without modification,

are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
3. Neither the name of the copyright holder nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

----- 'end' -----

### 3.2.5 Zxxxx: MESFETs

**5Spice does not support the MESFET models.**

General form:

```
ZXXXXXXXX ND NG NS MNAME <AREA> <OFF> <IC=VDS, VGS>
```

Examples:

```
Z1 7 2 3 ZM1 OFF
```

#### 3.2.5.1 MESFET Models (NMF/PMF)

The MESFET model is derived from the GaAs FET model of Statz et al. as described in [11]. The DC characteristics are defined by the parameters VTO, B, and BETA, which determine the variation of drain current with gate voltage, ALPHA, which determines saturation voltage, and LAMBDA, which determines the output

conductance. The formula are given by:

$$I_d = \frac{\beta(V_{gs} - V_T)^2}{1 + b(V_{gs} - V_T)} \left[ 1 - \left[ 1 - \alpha \frac{V_{ds}}{3} \right]^3 \right] (1 + \lambda V_{ds})$$

for

$$0 < V_{ds} < \frac{3}{\alpha}$$

$$I_d = \frac{\beta(V_{gs} - V_T)^2}{1 + b(V_{gs} - V_T)} (1 + \lambda V_{ds})$$

for

$$V_{ds} > \frac{3}{\alpha}$$

Two ohmic resistances, RD and RS, are included. Charge storage is modelled by total gate charge as a function of gate-drain and gate-source voltages and is defined by the parameters CGS, CGD, and PB.

name	Parameter	units	default	example	area
VTO	pinch-off voltage	V	-2.0	-2.0	
BETA	transconductance parameter	A/V <sup>2</sup>	1.0e-4	1.0e-3	*
B	doping tail extending parameter	1/V	0.3	0.3	*
ALPHA	saturation voltage parameter	1/V	2	2	*
LAMBDA	channel-length modulation parameter	1/V	0	1.0e-4	
RD	drain ohmic resistance		0	100	*
RS	source ohmic resistance		0	100	*
CGS	zero-bias G-S junction capacitance	F	0	5pF	*
CGD	zero-bias G-D junction capacitance	F	0	1pF	*
PB	gate junction potential	V	1	0.6	
KF	flicker noise coefficient	-	0		
AF	flicker noise exponent	-	1		
FC	coefficient for forward-bias depletion capacitance formula	-	0.5		



**Part**



## 4 EXTENDED SYNTAX

By extending the normal SPICE syntax, several new capabilities have been added to the standard SPICE capabilities. These include the ability to:

- Call models and subcircuits from library files
- Pass parameters to the main circuit and to subcircuits
- Define and substitute expressions for keywords

These syntax extensions are made compatible with IsSpice and other Berkeley compatible SPICE versions by processing the input netlist through a series of pre-processors. These pre-processors are INCLUDE, DEFINE and PARAM.

### 5Spice 2.0 note

PSpice VALUE syntax (used with PSpice E and G sources) is translated by 5Spice into B source syntax before the circuit is sent to WinSpice.

### 5Spice 2.6 note

PSpice TABLE syntax (used with PSpice E and G sources)

5Spice translates the Table into a function call for the B source. Handling a table as a B source function is unique to this version of WinSpice.

PSpice .FUNC syntax

5Spice translates the .FUNC custom functions to B source syntax and then back-substitutes them into the behavioral expressions that call them. 5Spice sends the resulting B source(s) to WinSpice.

### 4.1 \*INCLUDE

**NOTE: The .LIB functionality is not fully implemented**

General form:

```
*INCLUDE filename
*INCLUDE "filename with spaces.cir"
```

Examples:

```
*INCLUDE c:\spice\common\wattmeter.cir
*INCLUDE "c:\spice files\wattmeter.cir"
```

\*INCLUDE acts as a combination of .INCLUDE (section 2.7.5) and .LIB (section 2.7.6) and is included in WinSpice for compatibility with commercial SPICE programs.

If 'filename' has a .LIB extension, \*INCLUDE acts like the .LIB described earlier. It searches stored model library files (ASCII) for all subcircuits and device models that are not already in your input netlist. The appropriate models and subcircuits are automatically appended to the WinSpice

netlist.

Otherwise, \*INCLUDE statement acts like .INCLUDE also described earlier and causes an entire file to be inserted into the netlist.

## 4.2 \*DEFINE

**Feature not used or tested by 5Spice.**

General form:

```
*DEFINE variable name = <text string>
.DEFINE variable name = <text string>
```

Examples:

```
*DEFINE DUT=MPSA42
```

The \*DEFINE feature is similar to the same feature found in commercial SPICE programs like IsSpice and is provided in WinSpice for compatibility as well as being a useful feature. It allows complicated expressions and statements to be defined by single keywords. These keywords can then be used throughout the netlist to decrease typing time and ease circuit debugging. Define statements may be placed anywhere in the netlist and will cause user-defined expressions to be substituted for keywords. \*DEFINE may also be used in lower case, e.g. '\*define', and can also be written '.define' as shown above.

\*DEFINE allows a text string to be replaced with another text string within the netlist. This function can be used to easily change model names that are used numerous times, or to easily shorten long phrases. In the example above, every occurrence of the string "DUT" will be replaced by its substitute text string "MPSA42". The expression "substitute text string" may contain any characters. The substituted text is comprised of all the characters following the "=" equals sign up until a carriage return is encountered.

\*DEFINE statements are erased as they are performed, in order to eliminate duplicate substitutions. WinSpice first scans the netlist for all \*DEFINE lines and removes them from the netlist. It then scans the netlist again and makes the substitutions.

When using \*DEFINE, the following rules and limitations should be noted:-

- \*DEFINE statements are only processed in a forward direction. Define statements are usually placed at the beginning of the netlist in order to apply them to all subsequent entries.
- Be careful of what you are substituting. The variable name must be unique so that inadvertent substitutions are avoided.
- The variable name cannot start with a number.
- The \*DEFINE statement cannot longer than one line long.

As an example, with the following netlist:

```
*DEFINE WIDTH=5U
M1 1 2 3 4 WIDTH
M2 7 8 9 10 WIDTH
M20 34 45 23 12 WIDTH
```

When the netlist is loaded into WinSpice, the \*DEFINE lines are read and removed from the netlist. Then the netlist is scanned and substitutions made to give the following result:-

```
M1 1 2 3 4 5U
M2 7 8 9 10 5U
M20 34 45 23 12 5U
```

Note that this is a pure text substitution. Unlike the .PARAM substitutions (see section 4.3.1), if the substitution text contains an expression then this is not evaluated as the substitution is made.

## 4.3 Parameters & Parameter Passing

Parameters are names that you assign a numeric value by using a number or an equation (the equation may use other parameters). Parameters can then be used to set the value of one or more circuit elements.

Parameter passing allows a parameter's numeric value to propagate from the statement where it is assigned to circuit elements in the main circuit and subcircuits.

Parameters can be defined in a .PARAM statement which passes them to the circuit or subcircuit containing the statement. Parameters can also be passed from a X subcircuit call line into a subcircuit, with or without defining them in a .PARAM statement.

See more details in Passing Parameters to Subcircuits and Default Subcircuit Parameters.

Parameters can be used alone or as part of a mathematical expression.

Parameters and parameterized expressions can be used in just about any facet of the circuit including but not limited to: all numeric circuit element properties (including transmission lines and polynomials), analysis statements (.AC, .TRAN, .DC), and independent sources (PULSE, etc.).

**WinSpice** parameter syntax attempts to be compatible with the PARAMS:, .PARAM, and parameterized expression syntax used by PSpice, IsSpice and others. It is not compatible with some HSpice usages.

Example: Parameter Passing To The Main Circuit

```
.PARAM T1=1U T2=5U
V1 1 0 Pulse 0 1 0 {T1} {2*T1} {T2} {3*T2}
```

After parameters are evaluated

```
V1 1 0 Pulse 0 1 0 1U 2U 5U 15U
```

Example: Parameter Passing To Subcircuit

```
X1 1 2 3 4 XFORMER9 {RATIO=2.5}

.SUBCKT XFORMER9 1 2 3 4
RP 1 2 1MEG
E1 5 4 1 2 {RATIO} ;note parameter or expression in curly braces
F1 1 2 VM {RATIO * 2}
RS 6 3 1M
VM 5 6
.ENDS
```

Subcircuit after parameters are evaluated

```
.SUBCKT XFORMER9 1 2 3 4
RP 1 2 1MEG
E1 5 4 1 2 2.5
F1 1 2 VM 5
RS 6 3 1M
VM 5 6
.ENDS
```

The subcircuit model for the transformer represents many different transformers by changing the value of RATIO.

### **.PARAM line rules**

The .PARAM statement defines the value of a parameter.

1. A parameter name can be used in place of most numeric values in the circuit description or passed into a subcircuit.
2. Parameter values can be constants or mathematical expressions. These may involve other parameters.
3. .PARAM expressions may take on the same form and features of a B element expression including math operators, functions and If-Then-Else syntax.
4. The parameter's name cannot begin with a number.
5. Curly braces are optional for constants or single parameters, but mandatory for all expressions.
6. The .PARAM statements are order independent but parameter values must be completely defined such that all expressions can be evaluated to a resultant numeric value.
7. A .PARAM statement can be used inside a subcircuit definition to establish local subcircuit parameters.
8. It is customary to put .PARAM lines at the start of a circuit or subcircuit listing.

### Parameter and Expression Rules

- Sometimes we use the parameter name as a variable, sometimes we want the program to evaluate the parameter to a number. The parameter name must appear inside curly braces to be evaluated. See examples below.
- Parameters defined in a .PARAM line in the main circuit listing are available to all subcircuits. Parameters defined in a subcircuit apply only within the subcircuit definition, and override parameters of the same name defined in the main circuit. Within a subcircuit, parameters that are passed on the subcircuit calling line override all other parameters of the same name..
- Parameters used in a subcircuit must be defined with .PARAM statement(s), put on the subcircuit call line or appear in the subcircuit's default parameter list.
- Default parameters are placed on the .SUBCKT definition line. All these parameters should have default values. Expressions are not allowed for default parameters.
- You may pass unused parameters. However, each parameter must be assigned a value or have a default value.
- Expressions must be placed inside curly braces, wherever they appear in the circuit listing. Expressions support the same operators and syntax used in the B element including mathematical and if-then-else expressions detailed in section 3.1.10.1.
- Recursive parameter values are not allowed, for example  
.Param N = N+1.

### Examples

Parameters or Expressions using parameters must appear within curly braces { } in order to be evaluated. For example;

```
.Subckt sub 1 2 PARAMS: Rval=1
Rval 1 2 {Rval}
.ends
```

In the above subcircuit the variable Rval within the curly braces will be substituted with a value of 1. The reference designator ('Rval' at the beginning of the line) will be unaffected.

```
.Subckt sub 1 2 PARAMS: PARAM1=2u
X1 1 2 3 NextSub PARAMS: PARAM1 = {PARAM1}
.ENDS
```

In the above subcircuit, the variable PARAM1 within the curly braces will be substituted with 2u. The parameter name PARAM1 for subcircuit NextSub will not be modified. Likewise,

```
.Subckt sub 1 2 PARAMS: PARAM1=2u
X1 1 2 3 NextSub {PARAM1 = {PARAM1}}
.ENDS
```

will produce the same results.

### The B element is special case

In B elements, parameterized expressions can be used inside of the behavioral equations. This allows you to mix parameters with circuit quantities like voltages, currents, and device power dissipations. For example:

```
B1 1 0 V = {Tr}*v(tm1) + {Ts - Tr}*v(tm2)
```

Note: the expressions within the curly braces must resolve to a numerical value at the time the circuit is loaded, before any simulation has started. The expression outside the curly braces is evaluated dynamically as the simulation runs, with the curly braced expressions replaced by fixed numerical values.

## 4.3.1 .PARAM

General form:

```
.PARAM name1 = value1 ... namej = valuej
.PARAM name1 = { expression1 } ... namej = { expressionj }
```

Examples:

```
.PARAM VPLUS = 12V VMINUS = -12V
.PARAM FREQ=1.5K Period={1/FREQ}
.PARAM PI_2 = {2 * PI}
.PARAM T1 = 0.7
.PARAM K0 = {3 * FREQ^2}
.PARAM K7 = {T1 < 1 ? PI_2 : Sqrt(T1) * 1.57}
```

note: PI is a predefined constant.

The .PARAM line is used to define parameters for the main circuit and subcircuits. These parameters may then be used as is or inserted into mathematical expressions. The mathematical expressions will then be evaluated (using any passed parameters if in a subcircuit) and replaced with a resultant value.

Note that individual parameter definitions on a .PARAM line should be separated by one or more spaces. Hence

```
.PARAM VPLUS = 12V VMINUS = -12V
.PARAM VPLUS=12V VMINUS=-12V
```

this works since there is a space but may lead to risky habits

```
.PARAM VPLUS = 12V, VMINUS = -12V
.PARAM VPLUS=12V, VMINUS=-12V
```

**but not this!**

```
.PARAM VPLUS = 12V,VMINUS = -12V
.PARAM VPLUS=12V,VMINUS=-12V
```

CAUTION: Using only a comma for separation is not reliable with any parameter usage in **WinSpice**. Other Spice programs may be fine.

Spaces within the values themselves will confuse **WinSpice**.

### 4.3.2 Passing Parameters To Subcircuits

There are four ways to pass parameters into a subcircuit.

1. Parameters may be defined with a .PARAM statement in the main circuit. Any parameter(s) of the same name, defined in items 2-4 below, overrides this.
2. Default parameters may be defined on the .SUBCKT line.
3. Parameters may be defined with a .PARAM line inside the .SUBCKT listing.
  - .PARAM lines can be placed anywhere in the subcircuit listing
  - but good practice is to place them at the beginning.
4. Parameters may be listed on the subcircuit call line (X line). This overrides all other parameters of the same name(s) in the subcircuit.

Subcircuit calling statement syntax:

The following forms are valid. Each parameter can have a value or an expression.

```
X1 n1 ... n# subname {Par1=val1 Par2={expr} ... Parj = valj}
```

```
X1 n1 ... n# subname PARAMS: Par1=val1 Par2=val2 ... Parj = {expr}
```

where n1 through n# are nodes, P1 through Pj are parameters passed to the subcircuit, 'val' is a valid Spice number, and 'expr' is an arithmetic expression. Each expression is contained within curly braces { }.

Note: A parameter can be a single value (number) or an expression (which may contain other parameters). However, the parameters must all be previously defined in .PARAM statements or in the subcircuit that the subcircuit call line is used in, so that a value can be passed to the subcircuit.

Parameters can be passed through multiple levels of a subcircuit's hierarchy. For example,

```
.PARAM Varmain = 1, Varmain2=1
x1 1 2 3 Subname1 {var1=varmain}

.SUBCKT Subname1 1 2 3
x1 1 2 3 Subname2 {var2=var1}
.ENDS
.SUBCKT Subname2 1 2 3
R1 1 2 {var2}
C1 2 3 {varmain2}
.ENDS
```

Any number of variables can be accommodated.

### 4.3.3 Default Subcircuit Parameters

Default subcircuit parameters can be defined on the subcircuit definition line. If a value is passed in by the calling X line, it will override the default value. Defaults can appear in curly braces on the .Subckt line or after the "PARAMS:" keyword.

Syntax:

```
.SUBCKT subname N1 ... N# {DP1=val1 ... DPj=valj}
.SUBCKT subname N1 ... N# PARAMS: DP1=val1 ... DPj=valj
```

where N1 through N# are the nodes, DP1 through DPj are default parameters and val is a valid SPICE number. Note that expressions are not allowed for default parameters.

As an example, we will consider a semiconductor resistor subcircuit model. The subcircuit call is:

```
X1 1 2 RSUB {WIDTH=10U RPERSQ=1KOHMS}
```

The subcircuit contains;

```
.SUBCKT RSUB 1 2 {WIDTH=2U}
R1 1 2 {RPERSQ * (WIDTH^2)/1E-12}
.ENDS
```

The subcircuit call, X1, calls the subcircuit and passes two parameters, WIDTH and RPERSQ, into the subcircuit. The resistance value R1 will be calculated based on the equation which is shown next. All of the extended syntax is transformed into WinSpice syntax by evaluating the expression(s) and then replacing each one with a value. For example:

```
X1 1 2 RSUB#0
.SUBCKT RSUB#0 1 2
R1 1 2 100.00K
.ENDS
```

After a simulation is run, the subcircuit names will have a sharp (#) sign and a number appended to them in order to make them unique. If two RSUBs are called with different sets of parameters, then two different subcircuit representations will be created automatically.

For example:

```
X1 1 2 RSUB {WIDTH=50U RPERSQ=100OHMS}
X2 3 4 RSUB {WIDTH=10U RPERSQ=1KOHMS}
```

will produce:

```
X1 1 2 RSUB#0
X2 3 4 RSUB#1
.SUBCKT RSUB#0 1 2
R1 1 2 250.00K
.ENDS
.SUBCKT RSUB#1 1 2
R1 1 2 100.00K
.ENDS
```

Each subcircuit call with a different parameter list will automatically create a new subcircuit. If all subcircuit calls use the same parameter list, only one subcircuit will be generated for all calls.



**Part**



## 5 ANALYSIS AND OUTPUT CONTROL

The following command lines are for specifying analyses or plots within the circuit description file. Parallel commands exist in the interactive command interpreter (detailed in the following section). Specifying analyses and plots (or tables) in the input file is useful for batch runs. Batch mode is entered when either the `-b` option is given or when the default input source is redirected from a file. In batch mode, the analyses specified by the control lines in the input file (e.g. ".ac", ".tran", etc.) are immediately executed (unless ".control" lines exist; see the section 6 on the interactive command interpreter).

Output plots (in "line-printer" form) and tables can be printed according to the `.PRINT`, `.PLOT`, and `.FOUR` control lines, described next. `.PLOT`, `.PRINT`, and `.FOUR` lines are meant for compatibility with SPICE2.

### 5.1 Analysis Commands

#### 5.1.1 .AC: Small-Signal AC Analysis

General form:

```
.AC DEC ND FSTART FSTOP
.AC OCT NO FSTART FSTOP
.AC LIN NP FSTART FSTOP
```

Examples:

```
.AC DEC 10 1 10K
.AC DEC 10 1K 100MEG
.AC LIN 100 1 100HZ
```

**DEC** stands for decade variation, and **ND** is the number of points per decade. **OCT** stands for octave variation, and **NO** is the number of points per octave. **LIN** stands for linear variation, and **NP** is the number of points. **FSTART** is the starting frequency, and **FSTOP** is the final frequency. If this line is included in the input file, **WinSpice** performs an AC analysis of the circuit over the specified frequency range. Note that in order for this analysis to be meaningful, at least one independent source must have been specified with an AC value.

#### 5.1.2 .DC: DC Transfer Function

General form:

```
.DC SRCNAM VSTART VSTOP VINCR [SRC2 START2 STOP2 INCR2]
```

Examples:

```
.DC VIN 0.25 5.0 0.25
.DC VDS 0 10 .5 VGS 0 5 1
.DC VCE 0 10 .25 IB 0 10U 1U
```

The DC line defines the DC transfer curve source and sweep limits (with capacitors open and inductors shorted). **SRCNAM** is the name of an independent voltage or current source. **VSTART**, **VSTOP**, and **VINCR** are the starting, final, and incrementing values respectively.

The first example causes the value of the voltage source VIN to be swept from 0.25 Volts to 5.0 Volts in increments of 0.25 Volts. A second source (SRC2) may optionally be specified with associated sweep parameters. In this case, the first source is swept over its range for each value of the second source. This option can be useful for obtaining semiconductor device output characteristics. See the second example circuit description in Appendix A.

### 5.1.3 .DISTO: Distortion Analysis

**5Spice provides a large signal harmonic distortion analysis based on an FFT of a Transient simulation.  
5Spice also provides a separate general purpose FFT analysis, again based on transient simulation.**

**Accordingly we have never tested or used the DISTO analysis.**

This is a small signal distortion analysis.

General form:

```
.DISTO DEC ND FSTART FSTOP <F2OVERF1>  
.DISTO OCT NO FSTART FSTOP <F2OVERF1>  
.DISTO LIN NP FSTART FSTOP <F2OVERF1>
```

Examples:

```
.DISTO DEC 10 1kHz 100Mhz  
.DISTO DEC 10 1kHz 100Mhz 0.9
```

The DISTO line does a small-signal distortion analysis of the circuit. A multi-dimensional Volterra series analysis is done using multi-dimensional Taylor series to represent the nonlinearities at the operating point. Terms of up to third order are used in the series expansions.

If the optional parameter F2OVERF1 is not specified, .DISTO does a harmonic analysis - i.e., it analyses distortion in the circuit using only a single input frequency F1, which is swept as specified by arguments of the .DISTO command exactly as in the .AC command. Inputs at this frequency may be present at more than one input source, and their magnitudes and phases are specified by the arguments of the DISTOF1 keyword in the input file lines for the input sources (see the description for independent sources - the arguments of the DISTOF2 keyword are not relevant in this case). The analysis produces information about the AC values of all node voltages and branch currents at the harmonic frequencies 2F1 and 3F1, vs. the input frequency F1 as it is swept. A value of 1 (as a complex distortion output) signifies  $\cos(2J(2F1)t)$  at 2F1 and  $\cos(2J(3F1)t)$  at 3F1, using the convention that 1 at the input fundamental frequency is equivalent to  $\cos(2JF1t)$ . The distortion component desired (2F1 or 3F1) can be selected using commands in WinSpice, and then printed or plotted (normally, one is interested primarily in the magnitude of the harmonic components, so the magnitude of the AC distortion value is looked at). It should be noted that these are the AC values of the actual harmonic components, and are not equal to HD2 and HD3. To obtain HD2 and HD3, one must divide by the corresponding AC values at F1, obtained from a .AC line. This division can be done using WinSpice commands.

If the optional F2OVERF1 parameter is specified, it should be a real number between (and not equal to) 0.0 and 1.0; in this case, .DISTO does a spectral analysis. It considers the circuit with sinusoidal inputs at two different frequencies F1 and F2. F1 is swept according to the .DISTO control line options exactly as in the .AC control line. F2 is kept fixed at a single frequency as F1 sweeps - the value at which it is kept fixed is equal to F2OVERF1 times FSTART. Each independent source in the circuit may potentially have two (superimposed) sinusoidal inputs for distortion, at the frequencies F1 and F2. The magnitude and phase of the F1 component are specified by the arguments of the DISTOF1 keyword in the source's input line (see the description of independent sources); the magnitude and phase of the F2 component are specified by the arguments of the DISTOF2 keyword. The analysis produces plots of all node voltages/branch currents at the intermodulation product frequencies  $F1 + F2$ ,  $F1 - F2$ , and  $(2 F1) - F2$ , vs. the swept frequency F1. The IM product of interest may be selected using the Setplot command, and displayed with the print and plot commands. It is to be noted as in the harmonic analysis case, the results are the actual AC voltages and currents at the intermodulation frequencies, and need to be normalized with respect to .AC values to obtain the IM parameters.

If the DISTOF1 or DISTOF2 keywords are missing from the description of an independent source, then that source is assumed to have no input at the corresponding frequency. The default values of the magnitude and phase are 1.0 and 0.0 respectively. The phase should be specified in

degrees.

It should be carefully noted that the number F2OVERF1 should ideally be an irrational number. Since this is not possible in practice, efforts should be made to keep the denominator in its fractional representation as large as possible, certainly above 3, for accurate results. That is, if F2OVERF1 is represented as a fraction A/B, where A and B are integers with no common factors, B should be as large as possible. Note that  $A < B$  because F2OVERF1 is constrained to be  $< 1$ .

To illustrate why, consider the cases where F2OVERF1 is 49/100 and 1/2. In a spectral analysis, the outputs produced are at  $F1 + F2$ ,  $F1 - F2$  and  $2 F1 - F2$ . In the latter case,  $F1 - F2 = F2$ , so the result at the  $F1-F2$  component is erroneous because there is the strong fundamental F2 component at the same frequency. Also,  $F1 + F2 = 2 F1 - F2$  in the latter case, and each result is erroneous individually. This problem is not there in the case where F2OVERF1 = 49/100, because  $F1-F2 = 51/100 F1 < > 49/100 F1 = F2$ . In this case, there are two very closely spaced frequency components at F2 and  $F1 - F2$ . One of the advantages of the Volterra series technique is that it computes distortions at mix frequencies expressed symbolically (i.e.  $n F1 + m F2$ ). Therefore one is able to obtain the strengths of distortion components accurately even if the separation between them is very small, as opposed to transient analysis for example. The disadvantage is of course that if two of the mix frequencies coincide, the results are not merged together and presented (though this could presumably be done as a post-processing step). Currently, the interested user should keep track of the mix frequencies and add the distortions at coinciding mix frequencies together, should it be necessary.

#### 5.1.4 .NOISE: Noise Analysis

General form:

```
.NOISE V(OUTPUT <,REF>) SRC ( DEC | LIN | OCT ) PTS FSTART FSTOP
+ <PTS_PER_SUMMARY>
```

Examples:

```
.NOISE V(5) VIN DEC 10 1kHz 100Mhz
.NOISE V(5,3) V1 OCT 8 1.0 1.0e6 1
```

The Noise line does a noise analysis of the circuit.

OUTPUT is the node at which the total output noise is desired; if REF is specified, then the noise voltage  $V(\text{OUTPUT}) - V(\text{REF})$  is calculated. By default, REF is assumed to be ground. SRC is the name of an independent source to which input noise is referred. PTS, FSTART and FSTOP are .AC type parameters that specify the frequency range over which plots are desired.

PTS\_PER\_SUMMARY is an optional integer; if specified, the noise contributions of each noise generator is produced every PTS\_PER\_SUMMARY frequency points. These are stored in the spectral density curves (use 'Setplot' command to select the correct set of curves).

The .NOISE control line produces two plots - one for the Noise Spectral Density curves and one for the total Integrated Noise over the specified frequency range. All noise voltages/currents are in units of  $(V^2)/\text{Hz}$  and  $(A^2)/\text{Hz}$  for spectral density, V and A for integrated noise.

NOTE: The output vector units generated by WinSpice and Spice3 are different from Berkeley Spice2. If a pure Spice2 circuit is loaded into WinSpice, .PLOT and .PRINT lines will result in output in units of  $V/\sqrt{\text{Hz}}$  and  $A/\sqrt{\text{Hz}}$  or  $\sqrt{V}$  or  $\sqrt{A}$  to be compatible with Spice2 and to prevent confusion. If the input circuit contains .control/.endc lines or commands prefixed with \*# this conversion is not made.

For examples, take the simple circuit below:

```

simple resistor circuit
*simple resistor circuit to test which ones of vspice, uf77spice and
* spice3 give the correct results

iin 1 0 1m AC
rl 1 0 1k

.noise v(1) iin dec 10 10 100k 1
.print noise onoise
.end

```

A sample session showing how WinSpice stores the results is shown below.

```

Spice 1 -> run
Noise analysis ...
Spice 2 -> setplot
      Type the name of the desired plot:

      new      New plot
Current noise2 simple resistor circuit (Integrated Noise - V or A)
      noise1   simple resistor circuit (Noise Spectral Density Curves -
(V or A)^2/Hz
      const    Constant values (constants)
? noise1
Spice 3 -> display
Here are the vectors currently active:

Title: simple resistor circuit
Name: noise1 (Noise Spectral Density Curves - (V or A)^2/Hz
Date: Tue Aug 20 23:35:17 1996

      frequency      : frequency, real, 41 long, grid = xlog [default
scale]
      inoise_spectrum : voltage, real, 41 long
      onoise_rl       : voltage, real, 41 long
      onoise_spectrum : voltage, real, 41 long
Spice 4 ->

```

The onoise\_rl plot contains the noise contributions of resistor rl at each frequency point. If the last option on the .noise line had been omitted, this vector would not have been created.

**NOTES:**

1. In SPICE2 the syntax for .noise lines was different and SPICE2 required an .AC line to be present. The

.AC line is not required for WinSpice. For your information, to make the circuit above work on SPICE2,

the .noise line above would need to be replaced by

```

.ac dec 10 10 100k
.noise v(1) iin 1

```

2. If the input deck appears to use the Spice2 format, the input and output noise spectrum is printed by

automatically issuing the Spice3 command:-

```

print onoise_spectrum inoise_spectrum

```

### 5.1.5 .OP: Operating Point Analysis

General form:

```
.OP
```

The inclusion of this line in an input file directs WinSpice to determine the DC operating point of the circuit with inductors shorted and capacitors opened.

NOTE: a DC operating point analysis is automatically performed prior to a Transient analysis to determine the transient initial conditions, and prior to an AC small-signal, AC Sensitivity, Noise, Distortion and Pole-Zero analysis to determine the linearized, small-signal models for non-linear devices (see the KEEPOPINFO in section 5.3).

If the nonlinear circuit equation matrix cannot be solved directly for DC operating point, the program first tries GMIN stepping. If that fails, then Source stepping is tried.

GMIN stepping adds a temporary resistor from every circuit node to ground. The value of the resistor starts small at  $1/(GMIN * 1E+10)$  to find an initial solution. Then the resistance value is stepped higher, solving at each step, until it equals  $1/GMIN$ . Finally the circuit is solved with the temporary resistors removed.

Source stepping steps the values of the voltage, current and arbitrary("B") sources, plus any NodeSet and Initial Condition voltages, up from zero to help find a solution. The original values are restored when the process completes.

**WinSpice** version 5.3 uses a variable step size with these algorithms for improved convergence.

### 5.1.6 .PZ: Pole-Zero Analysis

**This analysis is not functional in this version of WinSpice**

General form:

```
.PZ NODE1 NODE2 NODE3 NODE4 CUR POL
.PZ NODE1 NODE2 NODE3 NODE4 CUR ZER
.PZ NODE1 NODE2 NODE3 NODE4 CUR PZ
.PZ NODE1 NODE2 NODE3 NODE4 VOL POL
.PZ NODE1 NODE2 NODE3 NODE4 VOL ZER
.PZ NODE1 NODE2 NODE3 NODE4 VOL PZ
```

Examples:

```
.PZ 1 0 3 0 CUR POL
.PZ 2 3 5 0 VOL ZER
.PZ 4 1 4 1 CUR PZ
```

**CUR** stands for a transfer function of the type (output voltage)/(input current) while **VOL** stands for a transfer function of the type (output voltage)/(input voltage). **POL** stands for pole analysis only, **ZER** for zero analysis only and **PZ** for both. This feature is provided mainly because if there is a non-convergence in finding poles or zeros, then, at least the other can be found. Finally, **NODE1** and **NODE2** are the two input nodes and **NODE3** and **NODE4** are the two output nodes. Thus, there is complete freedom regarding the output and input ports and the type of transfer function.

In interactive mode (see section 6), the command syntax is the same except that the first field is

**PZ** instead of **.PZ**. To print the results, one should use the command 'print all'.

### 5.1.7 **.SENS: DC or Small-Signal AC Sensitivity Analysis**

General form:

```
.SENS OUTVAR
.SENS OUTVAR AC DEC ND FSTART FSTOP
.SENS OUTVAR AC OCT NO FSTART FSTOP
.SENS OUTVAR AC LIN NP FSTART FSTOP
```

Examples:

```
.SENS V(1,OUT)
.SENS V(OUT) AC DEC 10 100 100k
.SENS I(VTEST)
```

The sensitivity of **OUTVAR** to all non-zero device parameters is calculated when the **SENS** analysis is specified. **OUTVAR** is a circuit variable (node voltage or voltage-source branch current).

The first form calculates sensitivity of the DC operating-point value of **OUTVAR**.

The second, third and fourth forms calculate sensitivity of the AC values of **OUTVAR**. The parameters listed for AC sensitivity are the same as in an AC analysis (see ".AC" above). The output values are in dimensions of change in output per unit change of input (as opposed to percent change in output or per percent change of input).

### 5.1.8 **.TEMP: Temperature Sweep**

General form:

```
.TEMP TEMP1 ...
```

Examples:

```
.TEMP 10 50 100
```

Specifies a list of temperatures in degrees centigrade. Subsequent analyses will be repeated at each of the

listed temperatures.

The results are concatenated to the plot buffers such that, in the example above, three separate plots will

appear overlaid on the plot window, one plot for each temperature.

See also the 'temp' command in section 6.2.55.

NOTE: if a .TEMP line exists in a circuit, the sweep will be performed even for analyses started from the command line with the 'ac', 'tran', etc. commands. To disable the sweep, enter the command:

```
set TEMP=27
```

Subsequent analyses will be made only for 27 degrees Centigrade.

### 5.1.9 .TRAN: Transient Analysis

General form:

```
.TRAN TSTEP TSTOP <TSTART <TMAX>><UIC>
.TRAN TSTEP TSTOP <TSTART <TMAX>><SKIPBP>
```

Examples:

```
.TRAN 1NS 100NS
.TRAN 1NS 1000NS 500NS
.TRAN 10NS 1US
```

**TSTEP** is the printing or plotting increment for line printer output. For use with the post processor, **TSTEP** is the suggested computing increment.

**TSTOP** is the final time, and **TSTART** is the initial time. If **TSTART** is omitted, it is assumed to be zero. The transient analysis always begins at time zero. In the interval <zero, TSTART>, the circuit is analysed (to reach a steady state), but no outputs are stored. In the interval <TSTART, TSTOP>, the circuit is analysed and outputs are stored.

**TMAX** is the maximum step size that **WinSpice** uses. If not specified, the program chooses either **TSTEP** or  $(\mathbf{TSTOP-TSTART})/50.0$ , whichever is smaller, as the maximum step size. **TMAX** is useful when one wishes to guarantee a computing interval that is smaller than the printer increment, **TSTEP**.

**UIC** (use initial conditions) is an optional keyword that indicates that the user does not want **WinSpice** to solve for the quiescent operating point before beginning the transient analysis. If this keyword is specified, **WinSpice** uses the values specified using IC=... on the various elements as the initial transient condition and proceeds with the analysis. If the .IC control line has been specified, then the node voltages on the .IC line are used to compute the initial conditions for the devices. Look at the description on the .IC control line for its interpretation when **UIC** is not specified. The keyword **SKIPBP** can also be used in place of **UIC**.

NOTE: **WinSpice** uses a dynamic time step algorithm where the time step is varied according to the slope of the output curve. This helps to speed up analysis during parts of the curve that have small rates of change and concentrate the analysis where the rate of change is high. For this reason, the value of TSTEP is only used as a guide to the initial time step.

### 5.1.10 .TF: Transfer Function Analysis

**This analysis is not functional in this version of WinSpice**

General form:

```
.TF OUTVAR INSRC
```

Examples:

```
.TF V(5, 3) VIN
.TF I(VLOAD) VIN
```

The TF line defines the small-signal output and input for the DC small-signal analysis. **OUTVAR** is the small signal output variable and **INSRC** is the small-signal input source. If this line is included, **WinSpice** computes the DC small-signal value of the transfer function (output/input), input resistance, and output resistance. For the first example, **WinSpice** would compute the ratio of V(5, 3) to VIN, the small-signal input resistance at VIN, and the small-signal output resistance measured across nodes 5 and 3.



## 5.2 Initial Conditions

### 5.2.1 .NODESET: Specify Initial Node Voltage Guesses

General form:

```
.NODESET V(NODNUM)=VAL V(NODNUM)=VAL . . .
```

Examples:

```
.NODESET V(12)=4.5 V(4)=2.23
```

The Nodeset line helps the program find the DC or initial transient solution by making a preliminary pass with the specified nodes held to the given voltages. The restriction is then released and the iteration continues to the true solution. The .NODESET line may be necessary for convergence on bistable or a-stable circuits. In general, this line should not be necessary.

Compatibility Note

You can use .NodeSet lines in subcircuits with this version of WinSpice. This does not work reliably in Berkeley Spice (Spice3).

A 5Spice update

Use a NodeSet when

- DC Operating point has convergence/simulation failure other than "singular matrix"
- DC Operating point is successful but some nodes have "crazy" voltages
- If you need to increase the ITL1 iteration limit to solve an operating point convergence problem, try adding a NodeSet to your circuit instead.

Where to use

Pay attention to nodes that have easily altered voltage: any impedance driven by a high gain voltage stage or high impedance driven by a current source.

The output of an OpAmp may need a NodeSet if it uses nonlinear devices in its feedback loop. A voltage regulator or battery charger with a shutdown mode may need a NodeSet at its output if there is no DC load resistance. A FET gate or input to a FET Op Amp driven by current source.

### 5.2.2 .IC: Set Initial Conditions

General form:

```
.IC V(NODNUM)=VAL V(NODNUM)=VAL . . .
```

Examples:

```
.IC V(11)=5 V(4)=-5 V(2)=2.2
```

The IC line is for setting transient initial conditions. It has two different interpretations, depending on whether the UIC parameter is specified on the .TRAN control line. Also, one should not confuse this line with the .NODESET line. The .NODESET line is only to help DC convergence, and does not affect final bias solution (except for multi-stable circuits). The two interpretations of this line are as follows:

1. When the UIC parameter is specified on the .TRAN line, then the node voltages specified on the .IC control line are used to compute the capacitor, diode, BJT, JFET, and MOSFET initial conditions. This is equivalent to specifying the IC=... parameter on each device line, but is much more convenient. The IC=... parameter can still be specified and takes precedence over the .IC values. Since no DC bias (initial transient) solution is computed before the transient analysis,

one should take care to specify all DC source voltages on the .IC control line if they are to be used to compute device initial conditions.

- When the UIC parameter is not specified on the .TRAN control line, the DC bias (initial transient) solution is computed before the transient analysis. In this case, the node voltages specified on the .IC control line are forced to the desired initial values during the bias solution. During transient analysis, the constraint on these node voltages is removed. **This is the preferred method** since it allows SPICE to compute a consistent DC solution.

#### Compatibility Note

You can use .IC lines in subcircuits with this version of WinSpice. This does not work reliably in Berkeley Spice (Spice3).

## 5.3 .OPTIONS: Simulator Variables

Various parameters of the simulations available in **WinSpice** can be altered to control the accuracy, speed, or default values for some devices. These parameters may be changed via the "set" command (described later in the section 6 on the interactive front-end) or via the ".OPTIONS" line:

General form:

```
.OPTIONS OPT1 OPT2 ... (or OPT=OPTVAL ...)
```

Examples:

```
.OPTIONS RELTOL=.005 TRTOL=8
```

The options line allows the user to reset program control and user options for specific simulation purposes. See the following section on the interactive command interpreter for the parameters that may be set with a .OPTIONS line and the format of the 'set' command. Any combination of the following options may be included, in any order. The option names are not case sensitive. 'x' (below) represents some positive number.

option	effect
ABSTOL=x	Sets the absolute current error tolerance of the program. The default value is 1 picoamp.
BADMOS3	Use the older version of the MOS3 model with the "kappa" discontinuity.
BYPASS=x	This option, when set to a non-zero value, avoids recomputation of nonlinear functions that do not change with iterations. The default value is 0.
CAPBRANCH	Calculate capacitor branch currents during analyses. This is an experimental feature which can cause convergence problems but which may be useful in some cases.
CHGTOL=x	Sets the charge tolerance of the program. The default value is 1.0e-14.
DEFAD=x	Sets the value for MOS drain diffusion area; the default is 0.0.

option	effect
DEFAS=x	Sets the value for MOS source diffusion area; the default is 0.0.
DEFL=x	Sets the value for MOS channel length; the default is 100.0 micrometer.
DEFW=x	Sets the value for MOS channel width; the default is 100.0 micrometer.
DELMIN=x	<b>OBSOLETE</b> in version 5.3 This was a WinSpice specific option. If specified, it will not cause an error but it has no effect.
GMIN=x	Sets the value of GMIN, the minimum conductance allowed by the program. The default value is 1.0e-12.
GMINSTEPS=x	<p>If a circuit does not converge, WinSpice tries the 'GMIN stepping' method where the value of GMIN is first set to <math>GMIN * 10^{GMINSTEPS}</math> and then divided by a variable factor of up to 10 at each step, until the circuit converges. This option sets the value of GMINSTEPS.</p> <p>If option OrigDCconverge is specified, the GMIN division factor is fixed at 10.</p> <p>Increasing GMINSTEPS to 11 or 12 may help DC convergence in very low impedance circuits. Otherwise use the default value. Recommend not setting higher than 15.</p> <p>If set to 1, the GMIN stepping is disabled. The default value is 10.</p>
ITL1=x	Sets the DC iteration limit. The default is 100.
ITL2=x	Sets the DC transfer curve iteration limit. The default is 50.
ITL3=x	Sets the lower transient analysis iteration limit. The default value is 4. (Note: not implemented in WinSpice).
ITL4=x	Sets the transient analysis timepoint iteration limit. The default is 10.
ITL5=x	Sets the transient analysis total iteration limit. A value of 0 (the default) disables this limit.

option	effect
ITL6=x	<p>If a circuit does not converge, WinSpice tries the 'source stepping' method where all voltage, current and arbitrary ("B") sources, plus any NodeSet and Initial Condition voltages, are scaled by a value between 0 and 1 over a number of steps. ITL6 sets the number of steps to use.</p> <p>if option OrigDCconverge is set, the step size is fixed and increasing ITL6 may help DC convergence. Otherwise it is not necessary to specify ITL6 since the variable step size algorithm works well with the default value.</p> <p>If set to 1, the source stepping is disabled. The default value is 100.</p>
KEEPOPINFO	<p>Retain the operating point information when an AC, Distortion, or Pole-Zero analysis is run. This is particularly useful if the circuit is large and you do not want to run a (redundant) ".OP" analysis.</p>
MAXORD=x	<p>Maximum integration order.</p> <p>NOTE: This value defaults to 2. Contrary to what some textbooks say, Spice3 does not implement the variable order Gear integration method so there is little point changing this value from its default. This option is for compatability with Spice2.</p> <p>If MAXORD is set to 1, the Backward Euler integration method is used.</p>
METHOD=name	<p>Sets the numerical integration method used by SPICE. Possible names are "gear" or "trapezoidal" (or just "trap").</p> <p>The default is trapezoidal. Only 2nd order integrations are supported.</p> <p>If MAXORD is set to 1, the Backward Euler integration method is used.</p>
LONE=x	<p>Sets the logical 1 voltage for Boolean behavioural expressions used in B voltage sources (see section 3.1.10.1). Default value is 3.5V.</p>
LZERO=x	<p>Sets the logical 0 voltage for Boolean behavioural expressions used in B voltage sources (see section 3.1.10.1). The default value is 0.3V.</p>
LTHRESH=x	<p>Sets the switchover point between logic 0 and logic 1. The default value is 1.5V.</p>

option	effect
MINCONVSHUNT=x	<p>If a circuit has not converged after GMIN stepping and Source Stepping, WinSpice shunts all nodes in the circuit to ground with a resistance of 1/GMIN and tries again. If convergence fails, it reduces the resistance to resistance/10 and tries again. The process continues until the circuit converges or the shunt resistance reaches the value specified with this option.</p> <p>If MINCONVSHUNT is not specified, the default value is 1e6.</p> <p>If set to zero, the shunt convergence aid is disabled. 5Spice disables the option unless you select "Add shunts" for the analysis.</p> <p><b>5Spice thoughts</b></p> <p>The default of 1e6 ohms is a rather low value. It can easily hide problems in many circuits. Suggest 1e9.</p>
MINTIMESTEP=x	The same as DELMIN.
OrigDCconverge	<p>WinSpice 5.3 and higher uses a dynamic step size for GMIN stepping and Source stepping to improve DC convergence. These new algorithms work well with the default values for GMINSTEPS and ITL6/SRCSTEPS.</p> <p>Set this option to use the fixed step size algorithms of earlier WinSpice.</p>
PIVREL=x	<p>Sets the relative ratio between the largest column entry and an acceptable pivot value. The default value is 1.0e-3.</p> <p>In the numerical pivoting algorithm the allowed minimum pivot value is determined by</p> $EPSREL=AMAX1(PIVREL*MAXVAL, PIVTOL)$ <p>where MAXVAL is the maximum element in the column where a pivot is sought (partial pivoting).</p>
PIVTOL=x	Sets the absolute minimum value for a matrix entry to be accepted as a pivot. The default value is 1.0e-13.
RELTOL=x	Resets the relative error tolerance of the program. The default value is 0.001 (0.1%).
RESBRANCH	Calculate resistor branch currents during analyses. This is an experimental feature which can cause convergence problems but which may be useful in some cases.
RSHUNT=x	<p>Shunt resistors of value x are placed between all voltage nodes and node 0 (the ground node). This helps avoid nodes having no DC paths to ground and hence not converging. It also allow for more realistic circuits to be simulated.</p> <p>If x is zero, shunt resistors are not placed in the circuit.</p> <p>By default, x = 0.</p>

option	effect
SCALE=x	Element scaling factor used as a multiplier for device dimension parameters L, W, AD, AS, PD and PS. Currently used only used by the following device models:- MOS1 (MOSFET level 1) MOS2 (MOSFET level 2) MOS3 (MOSFET level 3) BSIM1 (MOSFET level 4) BSIM2 (MOSFET level 5) MOS6 (MOSFET level 6) BSIM3 (MOSFET level 8) EKV (MOSFET level 44) The default value is 1.0.
SRCSTEPS=x	The same as the ITL6 option above.
TEMP=x	Sets the operating temperature of the circuit. The default value is 27 deg C (300 deg K). TEMP can be overridden by a temperature specification on any temperature dependent instance.
TNOM=x	Sets the nominal temperature at which device parameters are measured. The default value is 27 deg C (300 deg K). TNOM can be overridden by a specification on any temperature dependent device model.
TRTOL=x	Sets the transient error tolerance. The default value is 7.0. This parameter is an estimate of the factor by which SPICE overestimates the actual truncation error.
TRYTOCOMPACT	Applicable only to the LTRA model. When specified, the simulator tries to condense LTRA transmission lines' past history of input voltages and currents.
VNTOL=x	Sets the absolute voltage error tolerance of the program. The default value is 1 microvolt.

In addition, the following options have the listed effect when operating in **SPICE2** emulation mode:

option	effect
ACCT	causes accounting and run time statistics to be printed
LIST	causes the summary listing of the input data to be printed

option	effect
NOMOD	suppresses the printout of the model parameters
NOPAGE	suppresses page ejects
NODE	causes the printing of the node table.
OPTS	causes the option values to be printed.

## 5.4 Batch Output

These lines are ignored by the interactive **WinSpice** and are only handled by the batch mode versions (cspice and bspice). They are provided for backward compatibility with **SPICE2**.

### 5.4.1 .SAVE Lines

General form:

```
.SAVE vector vector vector ...
```

Examples:

```
.SAVE i(vin) input output
.SAVE @m1[id]
.SAVE ALL
```

The vectors listed on the .SAVE line are recorded in the rawfile for use later with **WinSpice**. The standard vector names are accepted.

If no .SAVE line is given, then the default set of vectors is saved (all node voltages and voltage source branch currents). If .SAVE lines are given, only those vectors specified are saved.

For more discussion on internal device data, see Appendix B. See also the section 6 on the interactive command interpreter for information on how to use the rawfile. The interactive version of this statement is described in section 6.2.38.

### 5.4.2 .PRINT Lines

General form:

```
.PRINT PRTYPE OV1 <OV2 ... OV8>
```

Examples:

```
.PRINT TRAN V(4) I(VIN)
.PRINT DC V(2) I(VSRC) V(23, 17)
.PRINT AC VM(4, 2) VR(7) VP(8, 3)
```

The Print line defines the contents of a tabular listing of one to eight output variables. PRTYPE is the type of the analysis (DC, AC, TRAN, NOISE, or DISTO) for which the specified outputs are desired. **SPICE2** restricts the output variable to the following forms (though this restriction is not enforced by **WinSpice**):

V(N1<,N2>)

specifies the voltage difference between nodes N1 and N2. If N2 (and the preceding comma) is

omitted, ground (0) is assumed. For AC analysis, V(N1<,N2>) gives the magnitude of the complex voltage. For compatibility with **SPICE2**, the following five additional values can be accessed for the AC analysis by replacing the "V" in V(N1,N2) with:

V	magnitude (same as VM below)
VR	real part
VI	imaginary part
VM	magnitude
VP	phase (in radians or degrees - see the units variable description)
VDB	20 log <sub>10</sub> (magnitude)

I(VXXXXXXXX)

specifies the current flowing in the independent voltage source named VXXXXXXXX. Positive current flows from the positive node, through the source, to the negative node. For the AC analysis, the corresponding replacements for the letter I may be made in the same way as described for voltage outputs i.e.

I	magnitude (same as IM below)
IR	real part
II	imaginary part
IM	magnitude
IP	phase (in radians or degrees - see the units variable description)
IDB	20 log <sub>10</sub> (magnitude)

Output variables for the noise and distortion analyses have a different general form from that of the other analyses.

There is no limit on the number of .PRINT lines for each type of analysis.

### 5.4.3 .PLOT Lines

General form:

```
.PLOT PLTYPE OV1 <(PLO1, PHI1)> <OV2 <(PLO2, PHI2)> ... OV8>
```

Examples:



```
.PLOT DC V(4) V(5) V(1)
.PLOT TRAN V(17, 5) (2,5) I(VIN) V(17) (1,9)
.PLOT AC VM(5) VM(31, 24) VDB(5) VP(5)
.PLOT DISTO HD2 HD3(R) SIM2
.PLOT TRAN V(5,3) V(4) (0,5) V(7) (0,10)
```

The Plot line defines the contents of one plot of from one to eight output variables. **PLTYPE** is the type of analysis (**DC, AC, TRAN, NOISE, or DISTO**) for which the specified outputs are desired. The syntax for the **OV1** is identical to that for the .PRINT line and for the plot command in the interactive mode.

The letter X indicates the overlap of two or more traces on any plot.

When more than one output variable appears on the same plot, the first variable specified is printed as well as plotted. If a printout of all variables is desired, then a companion .PRINT line should be included.

There is no limit on the number of .PLOT lines specified for each type of analysis.

#### 5.4.4 .FOUR: Fourier Analysis of Transient Analysis Output

General form:

```
.FOUR FREQ OV1 <OV2 OV3 ...>
```

Examples:

```
.FOUR 100K V(5)
```

The Four (or Fourier) line controls whether **WinSpice** performs a Fourier analysis as a part of the transient analysis. **FREQ** is the fundamental frequency, and **OV1** the desired output vector. The Fourier analysis is performed over the interval <TSTOP-period, TSTOP>, where TSTOP is the final time specified for the transient analysis, and period is one period of the fundamental frequency. The DC component and the first nine harmonics are determined. For maximum accuracy, **TMAX** (see the .TRAN line) should be set to period/100.0 (or less for very high-Q circuits).

**Part**



## 6 INTERACTIVE INTERPRETER

### INFORMATION

**5Spice** barely uses the interactive interpreter when it runs **WinSpice**. As a result, the interactive interpreter of this version of WinSpice is not as debugged as the version of WinSpice available from the WinSpice web site.

Historically, the Spice interactive interpreter has been prone to bugs.

**WinSpice** consists of a simulator and a front-end for data analysis and plotting. The command line interface has most of the capabilities of the UNIX C-shell.

WinSpice can plot data from a simulation on a graphics terminal or a workstation display. Note that the raw output file is different from the data that **SPICE2** writes to the standard output.

### 6.1 Command Interpretation

If a word is typed as a command, and there is no built-in command with that name, the directories in the **sourcepath** list (see section 6.1) are searched in order for the file. If it is found, it is read in as a command file (as if it had been loaded using the source command – see section 6.2.49).

Before it is read, however, the variable **argc** is set to the number of words following the filename on the command line, and **argv** is set to a list of those words. After the file is finished, these variables are unset. Note that if a command file calls another, it must save its **argv** and **argc** since they are altered. Also, command files may not be re-entrant since there are no local variables (of course, the procedures may explicitly manipulate a stack...). This way one can write scripts analogous to UNIX shell scripts for **WinSpice**.

Note that for the script to work with **WinSpice**, it must begin with a blank line (or whatever else, since it is thrown away) and then a line with **.control** on it. This is an unfortunate result of the source command being used for both circuit input and command file execution. Note also that this allows the user to merely type the name of a circuit file as a command and it is automatically run. The commands are executed immediately, without running any analyses that may be specified in the circuit (to execute the analyses before the script executes, include a **run** command in the script).

C-shell type quoting with "" and ", and backquote substitution may be used. Within single quotes, no further substitution (like history substitution) is done, and within double quotes, the words are kept together but further substitution is done. Any text between backquotes is replaced by the result of executing the text as a command to the shell.

If any command takes a filename, the filename must be enclosed in double quotes if the filename contains spaces (as is permitted in Windows long filenames).

You may type multiple commands on one line, separated by semicolons.

There are various command scripts installed in `\???\lib\scripts` (where `\???` is the directory containing the .EXE file), and the default **sourcepath** variable includes this directory, so you can use these command files (almost) like built-in commands. In fact, the **setplot** command is actually implemented as a script in this way.

## 6.2 Commands

### 6.2.1 Ac: Perform an AC frequency response analysis

General Form

```
ac ( DEC | OCT | LIN ) N Fstart Fstop
```

Do an AC analysis. See section 5.1.1 of this manual for more details.

### 6.2.2 Alias: Create an alias for a command

General Form

```
alias [word] [text ...]
```

Causes **word** to be aliased to **text**. History substitutions may be used, as in C-shell aliases.

### 6.2.3 Alter: Change a device or model parameter

General Form

```
alter name = expression  
alter name parameter = expression  
alter @name[parameter] = expression
```

Examples

```
alter r1 = 5k  
alter @m1[temp] = 273
```

Alter changes the value for a device or a specified parameter of a device or model. The first form is used by simple devices which have one principal value (resistors, capacitors, etc.) where the second and third forms are for more complex devices (BJTs, etc.).

If 'name' is the name of a device instance then the command will change a parameter within an individual device instance e.g.

```
alter @m1[temp] = 273
```

If 'name' is the name of a model then the command will change a model parameter and this will affect all device instances in the circuit which use this model e.g.

```
alter @mos[lambda] = 3
```

For specifying vectors as expressions, start the vector with "[", followed by the values in the vector, and end with "]". Be sure to place a space between each of the values and before and after the "[" and "]" e.g.

```
alter @vin[pulse] = [ 0 5 10n 10n 10n 50n 100n ]
```

Lists of alterable parameters for each device model is given in section 10. Only these parameters will be accepted for a given device.

### 6.2.4 Asciiplot: Plot values using old-style character plots

General Form

```
asciiplot plotargs
```

Examples

```
asciiplot v(1)
asciiplot v(1)+v(2) v(5)*6
```

Produce a line printer plot of the vectors. The plot is sent to the standard output, so you can put it into a file with `asciiplot args ... > file`. The **set** options **width**, **height**, and **nobreak** determine the width and height of the plot, and whether there are page breaks, respectively. Note that you will have problems if you try to `asciiplot` something with an X-scale that isn't monotonic (i.e., something like `sin(TIME)`), because `asciiplot` uses a simple-minded linear interpolation.

## 6.2.5 Bug: Mail a bug report

General Form

```
bug
```

Send a bug report. Please include a short summary of the problem, the version number and name of the operating system that you are running, the version of SPICE that you are running, and the relevant SPICE input file. If you have defined **BUGADDR**, the mail is delivered to there.

NOTE: this command does not work yet – but it seems too useful to take out! Future versions of WinSpice will use this command to email bug reports to the author.

## 6.2.6 Cd: Change directory

General Form

```
cd [directory]
```

Change the current working directory to `directory`.

If `[directory]` is not given, displays the current directory.

If `[directory]` is “HOME” or “home”, WinSpice sets the current directory to the value of the `WINSPICE_HOME`, `SPICE_HOME` or `HOME` environment variables, checked in the order shown.

## 6.2.7 Cross: Create a new vector

General Form

```
cross vecname n [vector1 vector2 ...]
```

Create a new vector **vecname** from index **n** in each of the input vectors. `n=0` selects the first item in each vector. If any input vector is complex then the output vector will be complex.

The index value **n** may be a constant or a vector. If **n** is not scalar, only the first value in the vector is used. If **n** is a complex vector, only the real part is used.

This command can be used to get the *n*th value in a vector e.g.

```
cross val 5 v(3)

let index = 5
cross val index v(3)
```

Both of the above are equivalent. The second example uses scalar vector ‘index’ to fetch the 6<sup>th</sup> item in vector `v(3)`.

## 6.2.8 Dc: Perform a DC-sweep analysis

General Form

```
dc Source-Name Vstart Vstop Vincr [Source2 Vstart2 Vstop2 Vincr2]
```

Do a DC transfer curve analysis. See section 5.1.2 of this manual for more details.

## 6.2.9 Define: Define a function

General Form

```
define function(arg1, arg2, ...) expression
```

Examples

```
define max(x,y) (x > y) * x + (x <= y) * y
define rms(x) sqrt(mean(x^2))
```

Define the user-definable function with the name function and arguments arg1, arg2, ... to be expression, which may involve the arguments. When the function is later used, the arguments it is given are substituted for the formal arguments when it is parsed. If expression is not present, any definition for function is printed, and if there are no arguments to define then all currently active definitions are printed. Note that you may have different functions defined with the same name but different arities.

Some useful definitions are:

```
define max(x,y) (x > y) * x + (x <= y) * y
define min(x,y) (x < y) * x + (x >= y) * y
```

## 6.2.10 Delete: Remove a trace or breakpoint

General Form

```
delete [ debug-number ... ]
```

Delete the specified breakpoints and traces. The **debug-numbers** are those shown by the status command (unless you do **status > file**, in which case the debug numbers are not printed).

## 6.2.11 Destroy: Delete a data set (plot)

General Form

```
destroy [plotnames | all]
```

Release the memory holding the data for the specified runs.

The command 'destroy all' also resets plot numbering back to 1 such that running an AC analysis, say, after 'destroy all' always generates the 'ac1' plot vector. This is useful if .cir files contain plot lines which address explicit plot names like 'tran1.v(6)' because if other circuits are run first then the plot numbering may be changed.

## 6.2.12 Diff: Compare vectors

General Form

```
diff plot1 plot2 [vec ...]
```

Compare all the vectors in the specified plots, or only the named vectors if any are given. There are different vectors in the two plots, or any values in the vectors differ significantly the difference is reported. The variable

`diff_abstol`, `diff_reltol`, and `diff_vntol` are used to determine a significant difference.

### 6.2.13 Display: List known vectors and types

General Form

```
display [varname ...]
```

Prints a summary of currently defined vectors, or of the names specified. The vectors are sorted by name unless the variable `nosort` is set. The information given is the name of the vector, the length, the type of the vector, and whether it is real or complex data. Additionally, one vector is labelled `[scale]`. When a command such as `plot` is given without a 'vs' argument, this scale is used for the X-axis. It is always the first vector in a rawfile, or the first vector defined in a new plot. If you undefine the scale (i.e., let `TIME = []`), one of the remaining vectors becomes the new scale (which is undetermined).

### 6.2.14 Disto: Perform a distortion analysis

General Form

```
disto DEC ND FSTART FSTOP <F2OVERF1>
disto OCT NO FSTART FSTOP <F2OVERF1>
disto LIN NP FSTART FSTOP <F2OVERF1>
```

Examples:

```
disto dec 10 1kHz 100Mhz
disto dec 10 1kHz 100Mhz 0.9
```

The command line form of the `.DISTO` directive. See section 5.1.3 for details.

### 6.2.15 Echo: Print text

General Form

```
echo [text...]
```

Examples

```
echo "Hello"
echo "The value is $val"
```

Echoes the given text to the screen. You can include 'set' variables in the output string and they will be substituted.

### 6.2.16 Edit: Edit the current circuit

General Form

```
edit [file]
edit ["file with spaces"]
```

Open the current **WinSpice** input file in the editor and allow the user to modify it. While the editor is running, **WinSpice** watches for the original file to be updated and, if so, reads the file back in. If a filename is given, then edit that file and load it, making the circuit the current one.

By default, Windows Notepad is used. This can be changed by setting the environment variable `editor` (see section 6.2) e.g.

```
WinSpice 18 -> set editor="c:\program files\accessories\wordpad.exe"
WinSpice 19 -> edit
```

### 6.2.17 Fourier: Perform a fourier transform

General Form

```
fourier fundamental_frequency [value ...]
```

Does a fourier analysis of each of the given values, using the first 10 multiples of the fundamental frequency (or the first **nfreqs**, if that variable is set - see below). The output is like that of the **.four WinSpice** line. The values may be any valid expression. The values are interpolated onto a fixed-space grid with the number of points given by the **fourgridsize** variable, or 200 if it is not set. The interpolation is of degree **polydegree** if that variable is set, or 1. If **polydegree** is 0, then no interpolation is done. This is likely to give erroneous results if the time scale is not monotonic, though.

### 6.2.18 Hardcopy: Save a plot to a file for printing

General Form

```
hardcopy file plotargs
```

Just like **plot**, except creates a file called **file** containing the plot. The file is an image in plot(5) format, and can be printed by either the **plot(1)** program or **lpr** with the **-g** flag.

### 6.2.19 Help: Print summaries of WinSpice3 commands

General Form

```
help [all] [command ...]
```

Prints help. If the argument 'all' is given, a short description of everything you could possibly type is printed. If commands are given, descriptions of those commands are printed. Otherwise help for only a few major commands is printed.

### 6.2.20 History: Review previous commands

General Form

```
history [number]
```

Print out the history, or the last number commands typed at the keyboard.

### 6.2.21 Iplot: Incremental plot

General Form

```
iplot [node ...]
```

Example

```
iplot v(1) v(2)
```

Incrementally plot the values of the nodes while **WinSpice** runs. The **iplot** command can be used with the **where** command to find trouble spots in a transient simulation.

The **iplot** command adds a form of visual trace to the circuit. See the **trace** command (section 6.2.57) for a different type of trace that is available.

Several **iplot** commands may be active at once. Iplotting is not applicable for all analyses. To remove an **iplot** trace entry, use the **delete** command (see section 6.9.10). To display a list of **iplots**, use the **status** command (see



section 6.2.51).

## 6.2.22 Let: Assign a value to a vector

General Form

```
let name = expr
```

Creates a new vector called **name** with the value specified by **expr**, an expression as described above. If **expr** is [] (a zero-length vector) then the vector becomes undefined. Individual elements of a vector may be modified by appending a subscript to name (ex. **name[0]**).

To create a multi-element vector containing values, use

```
let var = [ 99 100 ]
```

You can print out the elements as follows:-

```
WinSpice 14 -> print var[1]
var[1] = 1.000000e+02
WinSpice 15 -> print var[0]
var[0] = 9.900000e+01
WinSpice 16 ->
```

A vector variable can be used within the scripting language like variables in other languages. For example:-

```
.control
  destroy all
  let ii = 0
  while ii < 2
    alter r1 = 10k + 10k * ii
    ac dec 10 1 10k
    let ii = ii + 1
  end
  plot db(ac1.v(2)) db(ac2.v(2))
.endc
v1 1 0 dc 0 ac 1
r1 1 2 1k
c1 2 0 1uf
.end
```

In the example shown, 'ii' is a single-element vector (scalar) used as a loop counter.

## 6.2.23 Linearize: Interpolate to a linear scale

General Form

```
linearize [vec ...]
```

Create a new plot with all of the vectors in the current plot, or only those mentioned if arguments are given. The new vectors are interpolated onto a linear time scale, which is determined by the values of tstep, tstart, and tstop in the currently active transient analysis. The currently loaded input file must include a transient analysis (a tran command may be run interactively before the last reset, alternately), and the current plot must be from this transient analysis.

This command is needed because **WinSpice** doesn't output the results from a transient analysis in the same manner that **SPICE2** did. WinSpice uses a dynamic timestep which means that the timescale is non-monotonic. **SPICE2** internally does the same, but it does an automatic linearization – the non-linearized result is not normally available.

### 6.2.24 Listing: Print a listing of the current circuit

General Form

```
listing [logical] [physical] [deck] [expand]
```

If the logical argument is given, the listing is with all continuation lines collapsed into one line, and if the physical argument is given the lines are printed out as they were found in the file. The default is logical. A deck listing is just like the physical listing, except without the line numbers it recreates the input file verbatim (except that it does not preserve case). If the word expand is present, the circuit is printed with all subcircuits expanded.

### 6.2.25 Load: Load rawfile data

General Form

```
load [filename] ...
```

Loads either binary or ASCII format rawfile data from the files named. The default filename is **rawspice.raw**, or the argument to the **-r** flag if there was one.

### 6.2.26 Noise: Perform a noise analysis

General Form

```
noise V(OUTPUT <,REF>) SRC ( DEC | LIN | OCT ) PTS FSTART FSTOP
+ <PTS_PER_SUMMARY>
```

See section 5.1.4 for details of this command.

### 6.2.27 Op: Perform an operating point analysis

General Form

```
op
```

Do an operating point analysis. See section 5.1.5 of this manual for more details.

### 6.2.28 Plot: Plot values on the display

General Form

```
plot exprs [ylimit ylo yhi] [xlimit xlo xhi] [xindices xilo xihi]
[xcompress comp] [xdelta xdel] [ydelta ydel] [xlog] [ylog] [loglog]
[vs xname] [xlabel word] [ylabel word] [title word] [samep]
[xunits word] [yunits word]
[linear] [linplot | combplot | pointplot]
```

Plot the given **exprs** on the screen (if you are on a graphics terminal). The **xlimit** and **ylimit** arguments determine the high and low x- and y-limits of the axes, respectively. The **xindices** arguments determine what range of points are to be plotted - everything between the **xilo**'th point and the **xihi**'th point is plotted. The **xcompress** argument specifies that only one out of every **comp** points should be plotted. If an **xdelta** or a **ydelta** parameter is present, it specifies the spacing between grid lines on the X- and Y-axis. These parameter names may be abbreviated to **xl**, **yl**, **xind**, **xcomp**, **xdel**, and **ydel** respectively.

The **xname** argument is an expression to use as the scale on the x-axis. If **xlog** or **ylog** are present then the X or Y scale, respectively, is logarithmic (**loglog** is the same as specifying both). The **xlabel** and **ylabel** arguments cause the specified labels to be used for the X and Y axes, respectively. The **xunits** and **yunits** arguments specify the units displayed on the plot.

If **samep** is given, the values of the other parameters (other than **xname**) from the previous **plot**, **hardcopy**, or **asciplot** command is used unless re-defined on the command line.

The **title** argument is used in the place of the plot name at the bottom of the graph.

The **linear** keyword is used to override a default log-scale plot (as in the output for an AC analysis).

Different styles of plot can be selected via the **linplot**, **pointplot** and **combplot** keywords. Specifying **linplot** gives a plot where each point is connected to the next by a line. If **pointplot** is used, the points are represented by a character with no joining lines. The **combplot** is drawn with a vertical line from each point to the X-axis. The plot type can also be specified via the plotstyle variable e.g. '**set plotstyle=combplot**'. The if a plot style is given in the plot command, this overrides the variable.

Finally, the keyword **polar** to generate a polar plot. To produce a smith plot, use the keyword **smith**. Note that the data is transformed, so for smith plots you will see the data transformed by the function  $(x-1)/(x+1)$ . To produce a polar plot with a smith grid but without performing the smith transform, use the keyword **smithgrid**.

If **maxplots** is non zero, as each new plot window is displayed, older ones may be automatically closed. See section 6.2.

### 6.2.29 Print: Print values

General Form

```
print [col] [line] expr ...
```

Prints the vector described by the expression **expr**. If the **col** argument is present, print the vectors named side by side. If **line** is given, the vectors are printed horizontally. **col** is the default, unless all the vectors named have a length of one, in which case **line** is the default. The options **width**, **length**, and **nobreak** are effective for this command (see **asciplot**). If the expression is **all**, all of the vectors available are printed. Thus **print col all > file** prints everything in the file in **SPICE2** format. The scale vector (time, frequency) is always in the first column unless the variable **noprintscale** is true.

### 6.2.30 Pz: Perform a Pole-Zero Analysis

General Form

```
pz NODE1 NODE2 NODE3 NODE4 CUR POL
pz NODE1 NODE2 NODE3 NODE4 CUR ZER
pz NODE1 NODE2 NODE3 NODE4 CUR PZ
pz NODE1 NODE2 NODE3 NODE4 VOL POL
pz NODE1 NODE2 NODE3 NODE4 VOL ZER
pz NODE1 NODE2 NODE3 NODE4 VOL PZ
```

Examples:

```
pz 1 0 3 0 CUR POL
pz 2 3 5 0 VOL ZER
pz 4 1 4 1 CUR PZ
```

**CUR** stands for a transfer function of the type (output voltage)/(input current) while **VOL** stands for a transfer function of the type (output voltage)/(input voltage). **POL** stands for pole analysis only, **ZER** for zero analysis only and **PZ** for both. This feature is provided mainly because if there is a non-convergence in finding poles or zeros, then, at least the other can be found. Finally, **NODE1** and **NODE2** are the two input nodes and **NODE3** and **NODE4** are the two output nodes. Thus, there is complete freedom regarding the output and input ports and the type of transfer function.

### 6.2.31 Quit: Leave WinSpice3

General Form

```
quit
```

Quit WinSpice.

### 6.2.32 Rawfile: Send further results directly to a rawfile

General Form

```
rawfile [rawfile][OFF]
```

Send the output of subsequent analyses directly to a file. 'rawfile off' restores default operation.

The output is put in **rawfile** if it was given, in addition to being available interactively. The rawfile will be written as ASCII text or in binary form depending upon the value of the 'filetype' variable (see section 6.4).

### 6.2.33 Reset: Reset an analysis

General Form

```
reset
```

Throw out any intermediate data in the circuit (e.g., after a breakpoint or after one or more analyses have been done already), and re-parse the input file. The circuit can then be re-run from it's initial state, overriding the affect of any set or alter commands. In SPICE-3e and earlier versions this was done automatically by the run command.

### 6.2.34 Reshape: Alter the dimensionality or dimensions of a vector

General Form

```
reshape vector vector ...
```

or

```
reshape vector vector ... [ dimension, dimension, ... ]
```

or

```
reshape vector vector ... [ dimension ][ dimension ] ...
```

This command changes the dimensions of a vector or a set of vectors. The final dimension may be left off and it will be filled in automatically. If no dimensions are specified, then the dimensions of the first vector are copied to the other vectors. An error message of the form 'dimensions of x were inconsistent' can be ignored.

### 6.2.35 Resume: Continue a simulation after a stop

General Form

```
resume
```

Resume a simulation after a stop or interruption (control-C).

### 6.2.36 Run: Run analysis from the input file

General Form

```
run [rawfile]
```

Run the simulation loaded by a previous 'source' command. If there were any of the control lines **.ac**, **.op**, **.tran**, or **.dc**, they are executed.

The output is put in **rawfile** if it was given, in addition to being available interactively. The rawfile will be written as ASCII text or in binary form depending upon the value of the 'filetype' variable (see section 6.4).

### 6.2.37 Rusage: Resource usage

General Form

```
rusage [resource ...]
```

Print resource usage statistics. If any resources are given, just print the usage of that resource. Most resources require that a circuit be loaded.

Currently valid resources are:-

Item	Description
<b>elapsed</b>	The amount of time elapsed since the last rusage elapsed call.
<b>faults</b>	Number of page faults and context switches (BSD only).
<b>space</b>	Data space used.
<b>time</b>	CPU time used so far.
<b>temp</b>	Operating temperature.
<b>tnom</b>	Temperature at which device parameters were measured.
<b>equations</b>	Circuit Equations
<b>time</b>	Total Analysis Time
<b>totiter</b>	Total iterations
<b>accept</b>	Accepted timepoints
<b>rejected</b>	Rejected timepoints
<b>loadtime</b>	Time spent loading the circuit matrix and RHS.
<b>reordertime</b>	Matrix reordering time
<b>lutime</b>	L-U decomposition time
<b>solvetime</b>	Matrix solve time

Item	Description
<b>trantime</b>	Transient analysis time
<b>tranpoints</b>	Transient timepoints
<b>traniter</b>	Transient iterations
<b>trancuriters</b>	Transient iterations for the last time point*
<b>tranlutime</b>	Transient L-U decomposition time
<b>transolvetime</b>	Transient matrix solve time
<b>everything</b>	All of the above.

\* listed incorrectly as "Transient iterations per point".

### 6.2.38 Save: Save a set of output vectors

General Form

```
save [all | vector vector ...]
```

Examples:

```
save i(vin) input output
save @m1[id]
```

Save a set of output vectors, discarding the rest. If a vector has been mentioned in a save command, it appears in the working plot after a run has completed, or in the rawfile if SPICE is run in batch mode. If a vector is traced or plotted (see below) it is also saved.

For backward compatibility, if there are no save commands given, all outputs are saved.

When the keyword 'all' appears in the save command, all default values (node voltages and voltage source currents) are saved in addition to any other values listed.

### 6.2.39 Sens: Run a sensitivity analysis

General Form

```
sens output_variable
sens output_variable ac ( DEC | OCT | LIN ) N Fstart Fstop
```

Perform a Sensitivity analysis. **output\_variable** is either a node voltage (ex. "v(1)" or "v(A,out)") or a current through a voltage source (ex. "i(vtest)"). The first form calculates DC sensitivities, the second form calculates AC sensitivities. The output values are in dimensions of change in output per unit change of input (as opposed to percent change in output or per percent change of input).

### 6.2.40 Set: Set the value of a variable

General Form

```
set [word]
set [word = value] ...
```

Examples

```
set dc_analysis
set vdd=6.0
```

Set the value of word to be value, if it is present. You can set any word to be any value, numeric or string. If no value is given then the value is the boolean 'true'.

The value of word may be inserted into a command by writing \$word. If a variable is set to a list of values that are enclosed in parentheses (which must be separated from their values by white space), the value of the variable is the list.

The variables used by **WinSpice** are listed in section 6.4.

### 6.2.41 Setcirc: Change the current circuit

General Form

```
setcirc [circuit name]
```

The current circuit is the one that is used for the simulation commands below. When a circuit is loaded with the **source** command (see below) it becomes the current circuit.

WinSpice maintains a list of circuits which have been loaded into the system. The length of this list is defined by the value of the environment variable **maxcircuits** which, to conserve memory, is set to 1 by default.

### 6.2.42 Setplot: Switch the current set of vectors

General Form

```
setplot [plotname]
setplot new
```

Set the current plot to the plot with the given name, or if no name is given, prompt the user with a menu. (Note that the plots are named as they are loaded, with names like tran1 or op2. These names are shown by the **setplot** and **display** commands and are used by **diff**, below).

If the "New plot" item is selected, or the command 'setplot new' is used, the current plot becomes one with no vectors defined.

Note that here the word "plot" refers to a group of vectors that are the result of one SPICE run. When more than one file is loaded in, or more than one plot is present in one file, WinSpice keeps them separate and only shows you the vectors in the current plot.

### 6.2.43 Setscale: Set the scale for a plot

General Form

```
setscale [vector]
```

Changes the scale vector for the current plot. If 'vector' is not given, this command displays the scale for the

plot.

### 6.2.44 Settype: Set the type of a vector

General Form

```
settype type vector ...
```

Change the type of the named vectors to **type**. The available type names are as follows:-

type	Units shown on plots
notype	None
time	"S"
frequency	"Hz"
voltage	"V"
current	"A"
onoise-spectrum	"(V or A)^2/Hz"
onoise-integrated	"V or A"
inoise-spectrum	"(V or A)^2/Hz"
inoise-integrated	"V or A"
output-noise	None
input-noise	None
pole	None
Zero	None
s-param	None
impedance	"Ohms"
admittance	"Mhos"
power	"W"
phase	"Degrees" or "Radians"
decibel	"dB"



### 6.2.45 Shell: Call the command interpreter

General Form

```
shell [command]
```

Call the operating system's command interpreter; execute the specified command or call for interactive use.

### 6.2.46 Shift: Alter a list variable

General Form

```
shift [varname] [number]
```

If **varname** is the name of a list variable, it is shifted to the left by **number** elements (i.e., the **number** leftmost elements are removed). The default **varname** is **argv**, and the default **number** is 1.

### 6.2.47 Show: List device state

General Form

```
show
show devs : params
show devs : params ; devs : params
show dev dev dev : param param param , dev dev : param param
show t : param param param, t : param param
```

The **show** command prints out tables summarising the operating condition of selected devices (much like the **SPICE2** operation point summary).

- If **device** is missing, a default set of devices are listed.
- If device is a single letter, devices of that type are listed.
- If device is a subcircuit name (beginning and ending in ":") only devices in that subcircuit are shown (end the name in a double-":" to get devices within sub-subcircuits recursively).

The second and third forms may be combined ("**letter:subcircuit:**") or "**letter:subcircuit::**") to select a specific type of device from a subcircuit. A device's full name may be specified to list only that device. Finally, devices may be selected by model by using the form "**#modelname**" or "**:subcircuit#modelname**" or "**letter:subcircuit#modelname**".

If no parameters are specified, the values for a standard set of parameters are listed. If the list of parameters contains a "+", the default set of parameters is listed along with any other specified parameters.

For both devices and parameters, the word "**all**" has the obvious meaning. For example

```
show all : all
```

shows all output parameters in all devices.

Note: there must be spaces separating the ":" that divides the device list from the parameter list.

### 6.2.48 Showmod: List model parameter values

General Form

```
showmod models [:parameters] , ...
```

The showmod command operates like the show command (above) but prints out model parameter values. The applicable forms for models are a single letter specifying the device type letter, "**letter:subckt:**", "**modelname**", "**:subckt:modelname**", or "**letter:subcircuit:modelname**".

### 6.2.49 Source: Read a WinSpice3 input file

General Form

```
source file
source "filename with spaces"
```

Examples

```
source test.cir
source "test circuit.cir"
```

If the filename contains spaces, it must be enclosed in single or double quotes.

**WinSpice** commands may be included in the file, and must be enclosed between the lines **.control** and **.endc**. These commands are executed immediately after the circuit is loaded, so a control line of **ac ...** works the same as the corresponding **.ac** card. The first line in any input file is considered a title line and not parsed but kept as the name of the circuit. The exception to this rule is the file **.spiceinit**. Thus, a **WinSpice** command script must begin with a blank line and then with a **.control** line.

Also, any line beginning with the characters **\*#** is considered a control line. This makes it possible to embed commands in **WinSpice** input files that are ignored by **SPICE2**.

Lines beginning with the character **\*** are considered comments and ignored.

### 6.2.50 Spec: Generate a Fourier transform vector

General Form

```
spec startf stopf stepf vector
```

Calculates a new vector containing the Fourier transform of the input vector. This vector should be the output of a transient analysis.

This command takes note of the following shell variables which can be set using the 'set' command (see section 6.2.40):-

Variable	Type	Description
<b>specwindow</b>	String	Specifies the windowing function. Possible values are:- <b>none</b> <b>hanning</b> or <b>cosine</b> <b>rectangular</b> <b>hamming</b> <b>triangle</b> or <b>bartlet</b> <b>blackman</b> <b>gaussian</b>  If this variable is not defined, the <b>hanning</b> window is used.
<b>specwindoworder</b>	Number	Specifies the window order for the <b>gaussian</b> window only.

Note that the time axis of the input vector should be linearised first by using the 'linearize' command (see section 6.2.23) because **WinSpice** does not produce a linear time axis for transient analyses. After using the 'spec' command, the spectrum can be displayed by plotting the magnitude of the resultant vector.

For example, after a transient analysis resulting in transient vector  $v(1)$ , the spectrum can be plotted with the following commands:-

```
linearize
spec 10 100000 5000 v(1)
plot mag(v(1))
```

### 6.2.51 Status: Display breakpoint and trace information

General Form

```
status
```

Display all of the traces, iplots and breakpoints currently in effect.

### 6.2.52 Step: Run a fixed number of time points

General Form

```
step [number]
```

Iterate number times, or once, and then stop.

### 6.2.53 Stop: Set a breakpoint

General Form

```
stop [after n] [when value cond value] ...
```

Set a breakpoint. The argument **after n** means stop after **n** iteration number **n**, and the argument **when value cond value** means stop when the first value is in the given relation with the second value, the possible relations being

**eq**      or      =      equal to

**ne**      or      <>      not equal to

<b>gt</b>	or	>	greater than
<b>lt</b>	or	<	less than
<b>ge</b>	or	>=	greater than or equal to
<b>le</b>	or	<=	less than or equal to

I/O redirection is disabled for the stop command, since the relational operations conflict with it (it doesn't produce any output anyway). The values above may be node names in the running circuit, or real values. If more than one condition is given, e.g. stop after 4 when  $v(1) > 4$  when  $v(2) < 2$ , the conjunction of the conditions is implied.

### 6.2.54 Strcmp: Compare strings

General Form

```
strcmp res var1 var2
```

Example

```
strcmp i $resp new
if $i = 0
    set curplot = new
    goto bottom
end
```

Compare two string variables **var1** and **var2** for equality and set variable **res** as follows:-

```
0      if they are equal
-1     if var1 < var2
+1     if var1 > var2
```

### 6.2.55 Temp: Define circuit temperature

General Form

```
temp temp ...
```

The command-line version of the .TEMP directive (see section 5.1.8). Specifies a list of temperatures in degrees centigrade. Subsequent analyses will be repeated at each of the listed temperatures.

Three results are concatenated to the plot buffers such that, in the example above, three separate plots will appear overlaid on the plot window, one plot for each temperature.

To disable the sweep, enter the command:-

```
TEMP 27
```

Subsequent analyses will be made only for 27 degrees Centigrade.

If you want the different temperature plots, run the analyses at different temperatures using a loop e.g.

```
.control
  foreach tempval 20 40 60
    set temp = $tempval
    <add analysis lines here>
  end
.endc
```

## 6.2.56 Tf: Run a Transfer Function analysis

General Form

```
tf output_node input_source
```

The **tf** command performs a transfer function analysis, returning the transfer function (output/input), output resistance, and input resistance between the given output node and the given input source. The analysis assumes a small-signal DC (slowly varying) input.

## 6.2.57 Trace: Trace nodes

General Form

```
trace [node ...]
```

For every step of an analysis, the value of the node is printed. Several traces may be active at once. Tracing is not applicable for all analyses. To remove a trace, use the **delete** command.

See the **iplot** command (see section 6.2.21) for a visual form of trace.

## 6.2.58 Tran: Perform a transient analysis

General Form

```
tran Tstep Tstop [Tstart [Tmax]] [UIC]
```

Perform a transient analysis. See section 5.1.10 of this manual for more details.

## 6.2.59 Transpose: Swap the elements in a multi-dimensional data set

General Form

```
transpose vector vector ...
```

Example

```
transpose i(vdd) v(drain)
```

This command transposes a multidimensional vector. No analysis in WinSpice produces multidimensional vectors, although the DC transfer curve may be run with two varying sources. You must use the "reshape" command to reform the one-dimensional vectors into two dimensional vectors. In addition, the default scale is incorrect for plotting. You must plot versus the vector corresponding to the second source, but you must also refer only to the first segment of this second source vector. For example (circuit to produce the transfer characteristic of a MOS transistor):

```
spice3 > dc vgg 0 5 1 vdd 0 5 1
spice3 > plot i(vdd)
spice3 > reshape all [6,6]
spice3 > transpose i(vdd) v(drain)
spice3 > plot i(vdd) vs v(drain)[0]
```

## 6.2.60 Tutorial: Display hypertext help

General Form

```
tutorial [subject]
```

Display hierarchical help information from an on-line manual.

### 6.2.61 Unalias: Retract an alias

General Form

```
unalias [word ...]
```

Removes any aliases present for the words.

### 6.2.62 Undefined: Retract a definition

General Form

```
undefine function
```

Definitions for the named user-defined functions are deleted.

### 6.2.63 Unlet: Delete vectors

General Form

```
unlet varname ...
```

Delete one or more vectors.

### 6.2.64 Unset: Clear a variable

General Form

```
unset [word ...]
```

Examples

```
unset dc_analysis
unset vdd
unset vdd dc_analysis
```

Clear the value of the specified variable(s) (word).

### 6.2.65 Version: Print the version of WinSpice

General Form

```
version [version id]
```

Print out the version of WinSpice that is running. If there are arguments, it checks to make sure that the arguments match the current version of WinSpice.

### 6.2.66 Where: Identify troublesome node or device

General Form

```
where
```

When performing a transient or operating point analysis, the name of the last node or device to cause non-convergence is saved. The **where** command prints out this information so that you can examine the circuit and either correct the problem or make a bug report. You may do this either in the middle of a run or after the simulator has given up on the analysis. For transient simulation, the **iplot** command can be used to monitor the progress of the analysis. When the analysis slows down severely or hangs, interrupt the simulator (with control-C) and issue the **where** command. Note that only one node or device is printed; there may be problems

with more than one node.

## 6.2.67 Write: Write data to a file

General Form

```
write [file [exprs]]
write ["filename with spaces" [exprs]]
```

Example

```
write
write plot.csv v(1)+v(2)
write "my plot.raw" all
```

Writes out the expressions to file.

First vectors are grouped together by plots, and written out as such (i.e. if the expression list contained three vectors from one plot and two from another, then two plots are written, one with three vectors and one with two). Additionally, if the scale for a vector isn't present, it is automatically written out as well.

The default format is ASCII, but this can be changed with the **set filetype** command. The default filename is **rawspice.raw**, or the argument to the **-r** flag on the command line, if there was one, and the default expression list is **all**.

If file is given and it has the file extension **.csv**, the file will be written as ASCII in comma separated value format. The first line contains labels for the individual values. For example, the output of the command:-

```
write test.csv v(1) v(2)
```

produces a file test.csv containing:-

```
time,v(1),v(2)
0.0000000000000000e+00,1.223634414405083e-01,1.223796990602306e-01
1.0000000000000000e-09,1.223625806107331e-01,1.223809967125553e-01
2.0000000000000000e-09,1.223636771202628e-01,1.223800789730290e-01
4.0000000000000000e-09,1.223610785211933e-01,1.223830079689223e-01
8.0000000000000000e-09,1.223661155302894e-01,1.223786050738489e-01
1.6000000000000000e-08,1.223579906536175e-01,1.223879250984189e-01
3.2000000000000000e-08,1.223656429422206e-01,1.223823702476938e-01
6.4000000000000000e-08,1.223496525719578e-01,1.224016457419054e-01
1.2800000000000000e-07,1.223299905196014e-01,1.224254102751520e-01
2.2800000000000000e-07,1.220895392473597e-01,1.226692693986449e-01
3.2800000000000000e-07,1.208755126079788e-01,1.239066665162411e-01
4.2800000000000000e-07,1.148625264833043e-01,1.310084539391285e-01
5.2800000000000000e-07,9.522112786784957e-02,1.717240761957015e-01
```

## 6.3 Control Structures

### 6.3.1 While - End

General Form

```
while condition
    statement
    ...
end
```

While condition, an arbitrary algebraic expression, is true, execute the statements.

The condition is an expression involving vector and scalar variables (see sections 6.5 and 6.5.1).

For example, the following will sweep a resistor value:-

```
.control
echo *****
echo Sweep altering R1 directly
echo *****
let res = 1
while res <= 100
    alter @r1[resistance] = res
    op
    print v(1) v(2)
    let res = res + 5
end
.endc
```

### 6.3.2 Repeat - End

General Form

```
repeat [number]
    statement
    ...
end
```

Execute the statements number times, or forever if no argument is given.

### 6.3.3 Dowhile - End

General Form

```
dowhile condition
    statement
    ...
end
```

The same as while, except that the condition is tested after the statements are executed.

The condition is an expression involving vector and scalar variables (see sections 6.5 and 6.5.1).

### 6.3.4 Foreach - End

General Form

```
foreach var value ...
    statement
    ...
end
```

The statements are executed once for each of the values in the list, each time with the variable 'var' set to the current one. 'var' can be accessed by the \$var notation (see sections 6.2 and 6.3 for details).



### 6.3.5 If - Then - Else

General Form

```
if condition
  statement
  ...
else
  statement
  ...
end
```

If the condition is non-zero then the first set of statements are executed, otherwise the second set. The **else** and the second set of statements may be omitted.

The condition is an expression involving vector and scalar variables (see sections 6.5 and 6.5.1).

### 6.3.6 Label

General Form

```
label word
```

If a statement of the form **goto word** is encountered, control is transferred to this point, otherwise this is a no-op.

### 6.3.7 Goto

General Form

```
goto word
```

If a statement of the form label word is present in the block or an enclosing block, control is transferred there.

Note that if the label is at the top level, it must be before the goto statement (i.e., a forward goto may occur only within a block).

### 6.3.8 Continue

General Form

```
continue
```

If there is a **while**, **dowhile**, or **foreach** block enclosing this statement, control passes to the test, or in the case of foreach, the next value is taken. Otherwise an error results.

### 6.3.9 Break

General Form

```
break
```

If there is a **while**, **dowhile**, or **foreach** block enclosing this statement, control passes out of the block. Otherwise an error results.

Of course, control structures may be nested. When a block is entered and the input is the terminal, the prompt becomes a number of >'s corresponding to the number of blocks the user has entered. The current control structures may be examined with the debugging command `cdump`.

## 6.4 Variables

The operation of **WinSpice** may be affected by setting variables with the set command. In addition to the variables mentioned below, the **set** command in **WinSpice** also affect the behaviour of the simulator via the options previously described under the section on ".OPTIONS".

Variables can contain text strings, numbers or be Boolean (i.e. have the meaning TRUE or FALSE). Variables can be defined and deleted with the **set** and **unset** commands (see later). String and number variables can be defined with a command of the form:

```
set {variable}={value}
```

Boolean variables are a little odd in that they take the value TRUE if they are defined and FALSE if they do not exist. For example, the variable **slowplot** can be set to TRUE with the command

```
set slowplot
```

Setting a variable like **slowplot** to FALSE is done with the command

```
unset slowplot
```

To enter a list (e.g. the sourcepath variable), the list must be supplied within '(' and ')' e.g.

```
set sourcepath = ( . c:\mike\spice3f5 )
```

Note that there must be a space after the '(' and before the ')' for historical reasons!

To display the value of a variable, use the command:

```
echo $variable
```

The variables in **WinSpice** which may be altered by the set command are:

Variable	Type	Description
<b>appendwrite</b>	Boolean	Append to the file when a write command is issued, if one already exists.
<b>acct</b>	Boolean	Enables accounting output.

Variable	Type	Description
<b>colorN</b>		<p>These variables determine the colours used for plots. Colour 0 is the background, colour 1 is the grid and text colour, and colours 2 onwards are used in order for vector plots.</p> <p>On Unix/Linux, N may be in the range 0-15. The value of the colour variables should be names of colours, which may be found in the file /usr/lib/rgb.txt.</p> <p>In Windows, N can be in the range 0-18 and the available colour names are:-</p> <ul style="list-style-type: none"> <li>white</li> <li>black</li> <li>lt_red</li> <li>lt_green</li> <li>lt_blue</li> <li>lt_yellow</li> <li>lt_cyan</li> <li>lt_magenta</li> <li>red</li> <li>green</li> <li>blue</li> <li>yellow</li> <li>cyan</li> <li>magenta</li> <li>grey</li> <li>brown</li> <li>orange</li> <li>pink</li> </ul> <p>If no colour variables are defined, the colour mappings are equivalent to:-</p> <pre>set color0=white set color1=black set color2=lt_red set color3=lt_green set color4=lt_blue set color5=lt_yellow set color6=lt_cyan set color7=lt_magenta set color8=red set color9=green set color10=blue set color11=yellow set color12=cyan set color13=magenta set color14=grey set color15=brown set color16=orange set color17=pink set color18=lt_grey</pre>
<b>cpdebug</b>	Boolean	Print cshpar debugging information (must be compiled with the -DCPDEBUG flag). Unsupported in the current release.

Variable	Type	Description
<b>debug</b>	Boolean	If set then a lot of debugging information is printed (must be compiled with the -DFTEDEBUG flag). Unsupported in the current release.
<b>debug</b>	String or List	Enables a named debug output (must be compiled with the -DFTEDEBUG flag). Possible names are:- siminterface cshpar parser eval vecdb graf ginterface control async Unsupported in the current release.
<b>device</b>	String	The name (/dev/tty??) of the graphics device. If this variable isn't set then the user's terminal is used. To do plotting on another monitor you probably have to set both the device and term variables. (If device is set to the name of a file, <b>WinSpice</b> dumps the graphics control codes into this file -- this is useful for saving plots.)
<b>diff_abstol</b>	Real	The absolute tolerance used by the diff command.
<b>diff_reltol</b>	Real	The relative tolerance used by the diff command.
<b>diff_vntol</b>	Real	The absolute voltage tolerance used by the diff command.
<b>echo</b>	Boolean	Print out each command before it is executed.
<b>exec_path</b>	String	Path to the <b>WinSpice</b> executable.
<b>filetype</b>	String	This can be either <b>ascii</b> or <b>binary</b> , and determines the file format used by the <b>write</b> command (see section 6.2.67) is used. The default is <b>ascii</b> .
<b>fourgridsize</b>	Number	How many points to use for interpolating into when doing Fourier analysis.
<b>gridsize</b>	Number	If this variable is set to an integer, this number is used as the number of equally spaced points to use for the Y-axis when plotting. Otherwise the current scale is used (which may not have equally spaced points). If the current scale isn't strictly monotonic, then this option has no effect.

Variable	Type	Description
<b>gridstyle</b>	String	Sets the style of grid to be used. The possible values are:- <b>lingrid</b> <b>loglog</b> <b>xlog</b> <b>ylog</b> <b>smith</b> <b>smithgrid</b> <b>polar</b> <b>nogrid</b> See the <b>plot</b> command for details.
<b>hcopydev</b>	String	If this is set, when the <b>hardcopy</b> command is run the resulting file is automatically printed on the printer named <b>hcopydev</b> with the command <b>lpr -Phcopydev -g file</b> .
<b>hcopyfont</b>	String	This variable specifies the font name for hardcopy output plots. The value is device dependent.
<b>hcopyfontsize</b>	String	The font size for hardcopy plots.
<b>hcopyfontscale</b>	String	This is a scaling factor for the font used in hardcopy plots.
<b>hcopydevtype</b>	String	This variable specifies the type of the printer output to use in the <b>hardcopy</b> command. If <b>hcopydevtype</b> is not set, <b>plot(5)</b> format is assumed. The standard distribution currently recognises postscript as an alternative output format. When used in conjunction with <b>hcopydev</b> , <b>hcopydevtype</b> should specify a format supported by the printer.
<b>height</b>	Number	The length of the page for <b>asciplot</b> and <b>print col</b> .
<b>history</b>	Number	The number of events to save in the history list.
<b>ignoreeof</b>	Boolean	If set, causes <b>WinSpice</b> to ignore EOF characters from the keyboard.
<b>list</b>	Boolean	If set, outputs a listing (batch mode only)
<b>lprplot5</b>	String	This is a <b>printf(3s)</b> style format string used to specify the command to use for sending <b>plot(5)</b> -style plots to a printer or plotter. The first parameter supplied is the printer name, the second parameter supplied is a file name containing the plot. Both parameters are strings. It is trivial to cause WinSpice to abort by supplying an unreasonable format string.
<b>lprps</b>	String	This is a <b>printf(3s)</b> style format string used to specify the command to use for sending PostScript plots to a printer or plotter. The first parameter supplied is the printer name, the second parameter supplied is a file name containing the plot. Both parameters are strings. It is trivial to cause WinSpice to abort by supplying a unreasonable format string.

Variable	Type	Description
<b>maxcircuits</b>	Number	The maximum number of circuits that <b>WinSpice</b> will store. When a circuit is opened with the <b>source</b> command, and the number of circuits exceeds this value, the earliest circuit is deleted.  A list of circuits in the system can be displayed using the <b>setcirc</b> command (see section 6.2.41 for details).
<b>maxplots</b>	Number	The maximum number of plot windows that can be open. As new plots are created, old ones are closed.  If maxplots is zero, automatic closure of plot windows is disabled. If maxplots is not defined, a maximum of 10 plots can be displayed.
<b>nfreqs</b>	Number	The number of frequencies to compute in the <b>fourier</b> command. (Defaults to 10.)
<b>nobreak</b>	Boolean	Don't have <b>asciplot</b> and <b>print col</b> break between pages.
<b>noasciplotvalue</b>	Boolean	Don't print the first vector plotted to the left when doing an <b>asciplot</b> .
<b>noclobber</b>	Boolean	Don't overwrite existing files when doing IO redirection.
<b>node</b>	Boolean	If set enables the node listing in batch mode. Does nothing in WinSpice.
<b>noglob</b>	Boolean	Don't expand the global characters `*', `?', `[', and `]' in filenames. This is the default.
<b>nogrid</b>	??? Does nothing!	Don't plot a grid when graphing curves (but do label the axes).
<b>nomod</b>	Boolean	If set, disables the model parameter listing in batch mode.
<b>nomoremode</b>	Boolean	If <b>nomoremode</b> is not set, whenever a large amount of data is being printed to the screen (e.g., the <b>print</b> or <b>asciplot</b> commands), the output is stopped every screenful and continues when a carriage return is typed. If <b>nomoremode</b> is set then data scrolls off the screen without check.
<b>nonomatch</b>		If <b>noglob</b> is unset and a global expression cannot be matched, use the global characters literally instead of complaining.
<b>nosort</b>	Boolean	Don't have <b>display</b> sort the variable names.
<b>nopadding</b>	Boolean	If TRUE, enables rawfile padding.
<b>nopage</b>	Boolean	Don't have <b>asciplot</b> and <b>print col</b> break between pages. If <b>nopage</b> is set, <b>nobreak</b> is ignored.
<b>noprintscale</b>	Boolean	Don't print the scale in the leftmost column when a <b>print col</b> command is given.

Variable	Type	Description
<b>numdgt</b>	??? Does nothing!	The number of digits to print when printing tables of data ( <b>fourier</b> , <b>print col</b> ). The default precision is 6 digits. Approximately 16 decimal digits are available using double precision, so <b>numdgt</b> should not be more than 16. If the number is negative, one fewer digit is printed to ensure constant widths in tables.
<b>opts</b>	Boolean	If set, enables the options listing in batch mode.
<b>plotstyle</b>	String	This should be one of <b>linplot</b> , <b>combplot</b> , or <b>pointplot</b> ; chars. <b>linplot</b> , the default, causes points to be plotted as parts of connected lines. <b>combplot</b> causes a comb plot to be done (see the description of the <b>combplot</b> variable above). <b>pointplot</b> causes each point to be plotted separately - the chars are a list of characters that are used for each vector plotted. If they are omitted then a default set is used.
<b>pointchars</b>	String	A string of characters to be used when <b>plotstyle</b> is set to <b>pointplot</b> or the <b>pointplot</b> keyword is used in the plot command. If not defined, and internal set of characters is used.
<b>polydegree</b>	Number	The degree of the polynomial that the <b>plot</b> command should fit to the data. If polydegree is N, then WinSpice fits a degree N polynomial to every set of N points and draw 10 intermediate points in between each endpoint. If the points aren't monotonic, then it tries rotating the curve and reducing the degree until a fit is achieved.
<b>polysteps</b>	Number	The number of points to interpolate between every pair of points available when doing curve fitting. The default is 10.
<b>printinfo</b>	???	???
<b>program</b>	String	The name of the current program (argv[0]).
<b>prompt</b>	String	The prompt, with the character `!' replaced by the current event number.
<b>rawfile</b>	String	The default name for rawfiles created.
<b>rawfileprec</b>	Number	The number of significant digits in the rawfile. If not defined, the number of significant digits is 15. Otherwise, defines the number of significant digits.
<b>remote_shell</b>	String	Overrides the name used for generating rspice runs (default is "rsh").
<b>slowplot</b>	Boolean	Stop between each graph plotted and wait for the user to type return before continuing.
<b>sourcepath</b>	List	A list of the directories to search when a source command is given. The default is the current directory and the standard SPICE library (/usr/local/lib/spice, or whatever LIBPATH is #defined to in the WinSpice source).
<b>strictnumparse</b>	Boolean	Enables stricter checking on numbers.
<b>term</b>	String	The mfb name of the current terminal.

Variable	Type	Description
<b>ticmarks</b>	Number or Boolean	If this variable is defined with a numerical value n e.g. 'set ticmarks=5', then every nth point on a plot is marked with a character. If defined as a Boolean variable i.e. with no number supplied, a ticmark is printed every 10 plot points.
<b>ticdata</b>	???	???
<b>units</b>	String	If set to <b>degrees</b> , then all the trig functions will use degrees instead of radians. This also means that the ph() operator for phase also give a phase angle in degrees.
<b>unixcom</b>	Boolean	If this variable is defined, the interactive command line will attempt to run a program with the same name.
<b>verbose</b>	Boolean	Be verbose. This is midway between echo and <b>debug/cpdebug</b> .
<b>width</b>	Number	The width of the page for <b>asciiplot</b> and <b>print col</b> .
<b>x11lineararcs</b>	Boolean	Some X11 implementations have poor arc drawing. If you set this option, WinSpice will plot using an approximation to the curve using straight lines.
<b>xbrushheight</b>		The height of the brush to use if X is being run.
<b>xbrushwidth</b>	Number	The width of the brush to use if X is being run.
<b>xfont</b>		The name of the X font to use when plotting data and entering labels. The plot may not look good if this is a variable-width font.

There are several set variables that WinSpice uses. They are:

Variable	Type	Description
<b>curplot</b>	String	The current plot name e.g. "tran1", "ac3"
<b>curplottitle</b>	String	The current plot title e.g. "Example 8.7 Astable multivibrator"
<b>curplotname</b>	String	The plot name generated by WinSpice e.g. "Transient Analysis"
<b>curplotdate</b>	String	The date and time that the result was generated e.g. "Tue Mar 11 02:09:18 2003"
<b>editor</b>	String	The command used to start the circuit editor.. Used by the edit command.
<b>modelcard</b>	String	The name of the model card (normally <b>.model</b> ).
<b>modelline</b>	String	The name of the model card (normally <b>.model</b> ). Same as <b>modelcard</b> .



Variable	Type	Description
<b>noaskquit</b>	Boolean	Do not check to make sure that there are no circuits suspended and no plots unsaved. Normally WinSpice warns the user when he tries to quit if this is the case.
<b>nobjthack</b>	Boolean	Assume that BJTs have 4 nodes.
<b>noparse</b>	Boolean	Don't attempt to parse input files when they are read in (useful for debugging). Of course, they cannot be run if they are not parsed.
<b>nosubckt</b>	Boolean	Don't expand subcircuits.
<b>plots</b>	List	Gives a list of plot sets currently in existence, each name separated by a space e.g. "const unknown1 op1 tran1"
<b>renumber</b>	Boolean	Renumber input lines when an input file has <b>.include's</b> .
<b>subend</b>	String	The card to end subcircuits (normally <b>.ends</b> )
<b>subinvoke</b>	String	The prefix to invoke subcircuits (normally <b>x</b> ).
<b>Substart</b>	String	The card to begin subcircuits (normally <b>.subckt</b> )

## 6.5 Variable Substitution

The values of variables may be used in commands by writing **\$varname** where the value of the variable is to appear.

A variable may be replaced by its value within a command before it is interpreted by enclosing it in '{' and '}'. For example:-

```
SET pts=3
LET in = vector({$pts})
LET {$dataplot}.in[k] = db(sqrt(mean(in)))
```

The special variables **\$\$** and **\$<** refer to the process ID of the program and a line of input which is read from the terminal when the variable is evaluated, respectively.

If a variable has a name of the form **\$&word**, then **word** is considered a vector (see above), and its value is taken to be the value of the variable.

If **\$foo** is a valid variable, and is of type list, then the expression **\$foo[low-high]** represents a range of elements. Either the upper index or the lower may be left out, and the reverse of a list may be obtained with **\$foo[len-0]**. Also, the notation **?\$foo** evaluates to 1 if the variable **foo** is defined, 0 otherwise, and  **\$#foo** evaluates to the number of elements in **foo** if it is a list, 1 if it is a number or string, and 0 if it is a boolean variable.

## 6.6 Redirection

IO redirection is available in the same way as is found in the MSDOS and UNIX command shells as follows:-

	Description
> <b>file</b>	Sends standard output to <b>file</b> . If the file already exists, it is truncated to zero length and its contents discarded. If it doesn't exist, it is created.
>> <b>file</b>	Appends standard output to <b>file</b> . If the file already exists, the output is added to the end of the file. If it doesn't exist, it is created.
>& <b>file</b>	Sends standard output and standard error streams to <b>file</b> . If the file already exists, it is truncated to zero length and its contents discarded. If it doesn't exist, it is created.
>>&	Appends standard output and standard error streams to <b>file</b> . If the file already exists, the output is added to the end of the file. If it doesn't exist, it is created.
< <b>file</b>	Takes standard input from the file <b>file</b>

## 6.7 Vectors & Scalars

**WinSpice** data is in the form of vectors: time, voltage, etc. Each vector has a type, and vectors can be operated on and combined algebraically in ways consistent with their types. Vectors are normally created when a data file is read in (see the **load** command in section 6.2.25), and when the initial datafile is loaded. They can also be created with the **let** command (see section 6.2.22).

A scalar is a vector of length 1.

A vector may be either the name of a vector already defined or a floating-point number (a scalar). A number may be written in any format acceptable to SPICE, such as **14.6Meg** or **-1.231e-4**. Note that you can either use scientific notation or one of the abbreviations like MEG or G, but not both. As with SPICE, a number may have trailing alphabetic characters after it.

The notation **expr [num]** denotes the num'th element of expr. For multi-dimensional vectors, a vector of one less dimension is returned. Also for multi-dimensional vectors, the notation **expr[m][n]** will return the nth element of the mth subvector. To get a subrange of a vector, use the form **expr[lower, upper]**.

To reference vectors in a plot that is not the current plot (see the setplot command, below), the notation **plotname.vecname** can be used.

Either a plotname or a vector name may be the wildcard **all**. If the plotname is **all**, matching vectors from all plots are specified, and if the vector name is **all**, all vectors in the specified plots are referenced.

Vector names in SPICE may have a name such as **@name[param]**, where **name** is either the name of a device instance or model. This denotes the value of the **param** parameter of the device or model. See Appendix B for details of what parameters are available. The value is a vector of length 1. This function is also available with the **show** command, and is available with variables for convenience for command scripts.

## 6.7.1 Expressions

An expression is an algebraic formula involving vectors and scalars and the following operations:

`+ - * / ^ %`

`%` is the modulo operator, and the comma operator has two meanings: if it is present in the argument list of a user-definable function, it serves to separate the arguments. Otherwise, the term `x, y` is synonymous with `x + j(y)`.

Also available are the logical operations `&` (and), `|` (or), `!` (not), and the relational operations `<`, `>`, `>=`, `<=`, `=`, and `<>` (not equal). If used in an algebraic expression they work like they would in C, producing values of 0 or 1. The relational operators have the following synonyms:

<b>gt</b>	<code>&gt;</code>
<b>lt</b>	<code>&lt;</code>
<b>ge</b>	<code>&gt;=</code>
<b>le</b>	<code>&lt;=</code>
<b>ne</b>	<code>&lt;&gt;</code>
<b>eq</b>	<code>=</code>
<b>and</b>	<code>&amp;</code>
<b>or</b>	<code> </code>
<b>not</b>	<code>!</code>

These are useful when `<` and `>` might be confused with IO redirection (which is almost always).

Note that you may not use binary operations on expressions involving wildcards - it is not obvious what **all + all** should denote, for instance.

Thus some (contrived) examples of expressions are:

```
cos(TIME) + db(v(3))
sin(cos(log([1 2 3 4 5 6 7 8 9 10])))
TIME * rnd(v(9)) - 15 * cos(vin#branch) ^ [7.9e5 8]
not ((ac3.FREQ[32] & tran1.TIME[10]) gt 3)
```

## 6.7.2 Vector Functions

The following functions are available for use with vectors:

Function	Description
<b>mag(vector)</b> <b>magnitude(vector)</b>	The result is a REAL vector with each element containing the magnitude of each element in the COMPLEX vector <b>vector</b> .

Function	Description
<b>ph(vector)</b> <b>phase(vector)</b>	The result is a REAL vector with each element containing the phase of each element in the COMPLEX vector <b>vector</b> .  If the <b>units</b> variable is not defined, the phase is in radians. If <b>units</b> has the value of <b>degrees</b> , the phase angle will be in degrees.
<b>j(vector)</b>	i (sqrt(-1)) times COMPLEX vector <b>vector</b> .
<b>real(vector)</b> <b>re(vector)</b>	The real component of vector
<b>imag(vector)</b> <b>im(vector)</b>	The imaginary part of vector
<b>db(vector)</b>	20 log10(mag(vector))
<b>log(vector)</b> <b>log10(vector)</b>	The logarithm (base 10) of vector
<b>ln(vector)</b>	The natural logarithm (base e) of vector
<b>exp(vector)</b>	e to the vector power
<b>abs(vector)</b>	The absolute value of vector i.e. the magnitude. Same as mag(vector).
<b>sqrt(vector)</b>	The square root of vector.
<b>sin(vector)</b>	The sine of vector.
<b>cos(vector)</b>	The cosine of vector.
<b>tan(vector)</b>	The tangent of vector.
<b>atan(vector)</b>	The inverse tangent of vector.
<b>norm(vector)</b>	The vector normalised to 1 (i.e., the largest magnitude of any component is 1).
<b>rnd(vector)</b>	A vector with each component a random integer between 0 and the absolute value of the vector's corresponding component.
<b>pos(vector)</b>	The result is a vector containing 1.0 if the corresponding element of <b>vector</b> was >0.0 and zero otherwise.
<b>mean(vector)</b>	The result is a scalar (a length 1 vector) that is the mean of the elements of the vector.

Function	Description
<b>sum(vector)</b>	The result is a scalar (a length 1 vector) that is the sum of the elements of the vector.
<b>vecmax(vector)</b>	The result is a scalar (a length 1 vector) that is the maximum value in a vector.  For complex vectors, the value returned is the maximum magnitude value.
<b>vecmin(vector)</b>	The result is a scalar (a length 1 vector) that is the minimum value in a vector.  For complex vectors, the value returned is the minimum magnitude value.
<b>vector(number)</b>	The result is a vector of length <b>number</b> , with elements 0, 1, ... <b>number - 1</b> . If number is a vector then just the first element is taken, and if it isn't an integer then the floor of the magnitude is used.
<b>unitvec(vector)</b>	The result is a vector with each component set to 1.0. The length of the resultant vector is the value of the first number in <b>vector</b> . If <b>vector</b> was complex, the length is mag(vector[0]).
<b>length(vector)</b>	The result is a scalar (a length 1 vector) that is the length of the vector <b>vector</b> .
<b>gd(vector)</b>	The result is a vector which contains the group delay of complex vector <b>vector</b> .
<b>rad(vector)</b>	Perform degree-radian conversion on vector <b>vector</b> .
<b>deg(vector)</b>	Perform radian-degree conversion on vector <b>vector</b> .
<b>interpolate(plot.vector)</b>	The result of interpolating the named vector onto the scale of the current plot. This function uses the variable <b>polydegree</b> to determine the degree of interpolation.
<b>deriv(vector)</b>	Calculates the derivative of the given vector. This uses numeric differentiation by interpolating a polynomial and may not produce satisfactory results (particularly with iterated differentiation). The implementation only calculates the derivative with respect to the real component of that vector's scale.

### 6.7.3 Constants

There are a number of pre-defined scalar constants in WinSpice which can be used in expressions. They are:

Constant	Description
<b>true</b>	The value 1
<b>yes</b>	The value 1
<b>no</b>	The value 0
<b>false</b>	The value 0
<b>pi</b>	(3.14159...)
<b>e</b>	The base of natural logarithms (2.71828...)
<b>c</b>	The speed of light (299,792,500 m/sec)
<b>i</b>	The square root of $-1$ i.e. (0, 1)
<b>kelvin</b>	Absolute 0 in Centigrade (-273.15 °C)
<b>echarge</b>	The charge on an electron (1.6021918e-19 C)
<b>boltz</b>	Boltzman's constant (1.3806226e-23)
<b>planck</b>	Planck's constant ( $h = 6.626200e-34$ )

These are all in MKS units. If you have another variable with a name that conflicts with one of these then it takes precedence.

## 6.8 History Substitutions

A history substitution enables you to reuse a portion of a previous command as you type the current command. History substitutions save typing and also help reduce typing errors.

A history substitution normally starts with a '!'. A history substitution has three parts: an *event* that specifies a previous command, a *selector* that selects one or more word of the event, and some *modifiers* that modify the selected words. The selector and modifiers are optional. A history substitution has the form

```
![event][[:]selector[:modifier] . . .]
```

The event is required unless it is followed by a selector that does not start with a digit. The ':' can be omitted before *selector* if *selector* does not begin with a digit.

History substitutions are interpreted before anything else – even before quotations and command substitutions. The only way to quote the '!' of a history substitution is to escape it with a preceding backslash. A '!' need not be escaped, however, if it is followed by whitespace, '=', or '('.

## 6.8.1 Events and Their Specifications

**WinSpice** saves each command that you type on a history list provided that the command contains at least one word. The commands on the history list are called events. The events are numbered, with the first command that you issue when you start **WinSpice** being number one. For complex commands such as ‘for’ that consist of more than one line, only the first line makes its way to the history list. The **history** variable specifies how many events are retained on the history list. You can view the history list with the **history** command (see section 6.2.20 on Page 101).

These are the forms of an event in a history substitution:

- !!        The preceding event. Typing ‘!!’ is an easy way to reissue the previous command.
- !*n*        Event number *n*.
- !*-n*        The *n*th previous event. For example, ‘!-1’ refers to the immediately preceding event and is equivalent to ‘!!’.
- !*str*        The unique previous event whose name starts with *str*.
- !*str?*        The unique previous event containing the string *str*. The closing ‘?’ can be omitted if it is followed by a newline.

## 6.8.2 Modifiers

You can modify the words of an event by attaching one or more modifiers. Each modifier must be preceded by a colon.

The following modifiers assume that the first selected word is a file name:

- :r        Removes the trailing ‘.str’ extension from the first selected word.
- :h        Removes a trailing path name component from the first selected word.
- :t        Removes all leading path name components from the first selected word.

For example, if the command

```
ls -l /usr/elsa/toys.txt
```

has just been executed, then the command

```
echo !!^:r !!^:h !!^:t !!^:t:r
```

produces the output

```
/usr/else/toys /usr/elsa toys.txt toys
```

The following modifiers enable you to substitute within the selected words of an event. If the modifier includes ‘g’, the substitution applies to the entire event; otherwise it applies only to the first modifiable word.

- :[*g*]*s*/*r*    Substitutes the string *r* for the string *l*. The delimiter ‘/’ may be replaced by any other delimiting character. Within the substitution, the delimiter can be quoted by escaping it with ‘\’. If *l* is empty, the most recently used string takes its place – either a previous *l* or the string *str* in an event selector of the form ‘!*str?*’. The closing delimiter can be omitted if it is followed by a newline.
- :[*g*]&        Repeats the previous substitution.

The following modifiers quote the selected words, possibly after earlier substitutions:

- :q        Quotes the selected words, preventing further substitutions.
- :x        Quotes the selected words but breaks the selected text into words at whitespace.
- :p        Shows (“prints”) the new command but doesn’t execute it.

### 6.8.2.1 Selectors

You can select a subset of the words of an event by attaching a *selector* to the event. A history substitution without a selector includes all of the words of the event. These are the possible selectors for selecting words of the event:

- :0        The command name.
- [:]^      The first argument.
- []\$      The last argument.
- :n        The nth argument ( $n \geq 1$ )
- :n<sub>1</sub>-n<sub>2</sub>    Words n<sub>1</sub> through n<sub>2</sub>
- []\*      Words 1 through \$
- :x\*      Words x through \$
- :x-      Words x through (\$ - 1)
- []-x     Words 0 through x
- []%      The word matched by the preceding ‘?str?’ search

The colon preceding a selector can be omitted if the selector does not start with a digit.

### 6.8.3 Special Conventions

The following additional special conventions provide abbreviations for commonly used forms of history substitution:

- An event specification can be omitted from a history substitution if it is followed by a selector that does not start with a digit. In this case the event is taken to be the event used in the most recent history reference on the same line if there is one, or the preceding event otherwise. For example, the command

```
Echo !?quetzal?^ !$
```

echoes the first and last arguments of the most recent command containing the string ‘quetzal’.

- If the first nonblank character of an input line is ‘^’, the ‘^’ is taken as an abbreviation for ‘!:s^’. This form provides a convenient way to correct a simple spelling error in the previous line. For example, if by mistake you typed the command



```
cat /etc/passwd
```

you could re-execute the command with 'passwd' changed to 'passwd' by typing

```
^I^p
```

- You can enclose a history substitution in braces to prevent it from absorbing the following characters. In this case the entire substitution except for the starting '!' must be within the braces. For example, suppose that you previously issued the command

```
cp accounts ../money
```

Then the command '!cps' looks for a previous command starting with 'cps' while the command '!{cp}s' turns into a command

```
cp accounts ../moneys
```

## 6.9 Filename Expansions

Some characters are handled specially as follows:-

~	Expands to the home directory.
{ }	
*	Matches any string of characters in a filename
?	Matches any single character in a filename
[ ]	Matches any of the characters enclosed in a filename
-	Used within [ ] to specify a range of characters. For example, [b-k] matches on any character between and including 'b' through to 'k'.
^	If the ^ is included within [ ] as the first character, then it negates the following characters matching on anything but those. For example, [^agm] would match on anything other than 'a', 'g' and 'm'. [^a-zA-Z] would match on anything other than an alphabetic character.

The wildcard characters \*, ?, [, and ] can be used, but only if you **unset noglob** first. This makes them rather useless for typing algebraic expressions, so you should **set noglob** again after you are done with wildcard expansion.

## 6.10 Miscellaneous

If there are subcircuits in the input file, **WinSpice** expands instances of them. A subcircuit is delimited by the cards **.subckt** and **.ends**, or whatever the value of the variables **substart** and **subend** is, respectively. An instance of a subcircuit is created by specifying a device with type 'x' - the device line is written

```
xname node1 node2 ... subcktname
```

where the nodes are the node names that replace the formal parameters on the **.subckt** line. All nodes that are not formal parameters are prepended with the name given to the instance and a ':', as are the names of the devices in the subcircuit. If there are several nested subcircuits, node and device names look like

**subckt1:subckt2:...:name**. If the variable **subinvoke** is set, then it is used as the prefix that specifies instances of subcircuits, instead of 'x'.

**WinSpice** occasionally checks to see if it is getting close to running out of space, and warns the user if this is the case.

## 6.11 Bugs

When defining aliases like

```
alias pdb plot db( '!:1' - '!:2' )
```

you must be careful to quote the argument list substitutions in this manner. If you quote the whole argument it might not work properly.

In a user-defined function, the arguments cannot be part of a name that uses the *plot.vec* syntax. For example:

```
define check(v(1)) cos(tran1.v(1))
```

does not work.

If you type **plot all all**, or otherwise use a wildcard reference for one plot twice in a command, the effect is unpredictable.

The **asciiplot** command doesn't deal with log scales or the **delta** keywords.

**WinSpice** recognises all the notations used in **SPICE2 .plot** cards, and translates **vp(1)** into **ph(v(1))**, and so forth. However, if there are spaces in these names it won't work. Hence **v(1, 2)** and **(-.5, .5)** aren't recognised.

BJTs can have either 3 or 4 nodes, which makes it difficult for the subcircuit expansion routines to decide what to rename. If the fourth parameter has been declared as a model name, then it is assumed that there are 3 nodes, otherwise it is considered a node. To disable this, you can set the variable **nobjthack** which forces BJTs to have 4 nodes (for the purposes of subcircuit expansion, at least).

The **@name[param]** notation might not work with **trace**, **iplot**, etc. yet.

The first line of a command file (except for the **.spiceinit** file) should be a comment, otherwise **WinSpice** may create an empty circuit.

Files specified on the command line are read before **.spiceinit** is read.

**Part**



## 7 CONVERGENCE

**When using 5Spice, consult the 5Spice Help on Convergence rather than this manual !**

Both DC and Transient solutions are obtained by an iterative process, which is terminated when both of the following conditions hold:

1. The non-linear branch currents converge to within a tolerance of 0.1% or 1 picoamp (1.0e-12 Amp), whichever is larger.
2. The node voltages converge to within a tolerance of 0.1% or 1 microvolt (1.0e-6 Volt), whichever is larger.

Although the algorithm used in SPICE has been found to be very reliable, in some cases it fails to converge to a solution. When this failure occurs, the program terminates the job.

Failure to converge in DC analysis is usually due to an error in specifying circuit connections, element values, or model parameter values. Regenerative switching circuits or circuits with positive feedback probably will not converge in the DC analysis unless the OFF option is used for some of the devices in the feedback path, or the .NODESET control line is used to force the circuit to converge to the desired state.

The techniques on solving convergence problems are taken from various sources including:

1. Meares, L.G., Hymowitz C.E. "Simulating With Spice", Intusoft, 1988
2. Muller, K.H. "A SPICE Cookbook", Intusoft, 1990
3. Meares, L.G., Hymowitz C.E. "Spice Applications Handbook", Intusoft, 1990
4. Intusoft Newsletters, various dates from 1986 to present.
5. Quarles, T. L., "Analysis of Performance and Convergence Issues for Circuit Simulation", U.C.Berkeley, ERL Memo M89/42, April 1989.

### 7.1 What is Convergence? (or Non-Convergence!)

The answer to a non-linear problem, such as those in the SPICE DC and Transient analyses, is found via an iterative solution. For example, WinSpice makes an initial guess at the circuit's node voltages and then, using the circuit conductances, finds the mesh currents. The currents are then used to recalculate the node voltages and the cycle begins again. This continues until all of the node voltages settle to within certain tolerance limits, which can be altered using various .OPTIONS parameters such as RELTOL, VNTOL, and ABSTOL.

If the node voltages do not settle down within a certain number of iterations, the DC analysis will issue an error message, such as "No convergence in DC analysis", "PIVTOL Error", "Singular Matrix", or "Gmin/Source Stepping Failed". SPICE will then terminate the run because both the AC and transient analyses require an initial stable operating point in order to start. During the transient analysis, this iterative process is repeated for each individual time step. If the node voltages do not settle down, the time step is reduced and SPICE tries again to determine the node voltages. If the time step is reduced beyond a certain fraction of the total analysis time, the transient analysis will issue an error message ("Time step too small") and the analysis will be halted.

Solutions to the DC analysis may fail to converge because of:-

- incorrect initial voltage guesses
- model discontinuities
- unstable/bistable operation
- unrealistic circuit impedances

Transient analysis failures are usually due to model discontinuities or unrealistic circuit, source, or parasitic modelling. The various solutions to convergence problems fall under one of two types. Some are simply Band-Aids. That is, they merely try to fix the symptom by adjusting the simulator options. While other solutions actually effect the real cause of the convergence problems.

The following techniques can be used to solve 90-95% of all convergence problems. When a convergence problem is encountered you should start at solution 1 and continue on with the subsequent fixes until convergence is achieved. The order of the solutions is set-up so those lower number fixes can be left in the simulation as additional fixes are added. The order is also set-up so that the initial fixes will be of the most benefit. The user should note that fixes involving simulation options might simply mask the underlying circuit instabilities. Invariably, the user will find that once the circuit is properly modelled, many of the "options" fixes will no longer be required!

## 7.2 SPICE3 - New Convergence Algorithms

In addition to automatically invoking the traditional source stepping algorithm, SPICE3 contains a new superior algorithm called "Gmin Stepping". This algorithm uses a constant minimal junction conductance to keep the sparse matrix well conditioned and a separate variable conductance to ground at each node as a DC convergence aid. These variable conductances make the solution converge faster, they are then reduced in steps and the solution re-computed. Eventually, the solution is found with a sufficiently small conductance. Finally, the conductance is removed entirely to obtain a final solution.

This technique has been found to work very well and SPICE3 uses it by default when convergence problems occur. The suggestion, made in a number of textbooks, of reducing the .OPTIONS GMIN value in order to solve convergence problems is performed automatically by this new algorithm.

### 5Spice 2.0 note on GMIN Stepping

WinSpice shipped with 5Spice 2.0 uses an enhanced version of the GMIN stepping algorithm. Traditionally the variable conductances are made smaller by a factor of ten at each step. However sometimes the factor of ten reduction is too much and the algorithm fails to find the solution.

With the new algorithm, if convergence fails after a given GMIN step, the previous step's GMIN value is reduced by less than a factor of ten and convergence is re-tested. The step size is further reduced if convergence continues to fail. After a number of reductions, the algorithm gives up.

This new algorithm has eliminated most GMIN stepping failures.

If it is not possible to totally remove the conductances and they are small (a very rare case), they are left in the circuit and a warning is given to the user.

## 7.3 Non-Convergence Error Messages/Indications

DC Analysis	(.OP, small signal bias solution before the AC analysis or Initial transient solution before the Transient analysis) - "No Convergence in DC analysis", "PIVTOL Error". Spice3 programs will issue "Gmin/Source Stepping Failed" or "Singular Matrix" messages.
DC SWEEP Analysis (.DC)	"No Convergence in DC analysis at Step = xxx"
Transient (.TRAN)	"Internal timestep too small"

IMPORTANT NOTE: The suggestions listed below are applicable to most SPICE programs, especially if they are Berkeley SPICE compatible.

## 7.4 Convergence Solutions

### 7.4.1 DC Convergence Solutions

1.	Check the circuit topology and connectivity
----	---

.OPTIONS NODE LIST will provide a nice summary print out of the nodal connections.

Common mistakes:

- Make sure all of the circuit connections are valid. Check for incorrect node numbering or dangling nodes
- Make sure you didn't use the letter O instead of a zero (0)
- Check for syntax mistakes. Make sure you used the correct SPICE units (MEG instead of M for 1E6)
- Check for a DC path to ground from every node
- Ensure that there are two connections at each node
- No loops of inductors or voltage sources
- No series capacitors or current sources
- Have ground (node 0) somewhere in the circuit. Be careful when using floating grounds; a large valued resistor connected from the floating point to ground may be needed
- Check to see that voltage/current generators are at their proper values
- Check to see that dependent source gains are correct
- Check for realistic model parameters; especially if you copied the model into the netlist by hand
- Check to see that all resistors have a value. In WinSpice resistors without values are given a default of 1Kohm

2

Increase ITL1 to 300 in the .OPTIONS statement.

Example: .OPTIONS ITL1=300

Increases the number of DC iterations WinSpice will go through before giving up. Further increases in ITL1, in all but the most complex circuits, will not usually yield convergence.

3.

Set ITL6 =100 in the .OPTIONS statement.

Example: .OPTIONS ITL6=100

Invokes the source stepping algorithm. 100 are the number of steps used.

5Spice note: this version of WinSpice uses a variable step size. Recommend leaving ITL6 at its default value.

4.	Add .NODESETS
<p>Example:</p> <pre>.NODESET V(6)=0</pre> <p>Check the node voltage table in the output file. Add .NODESETS statements to nodes that SPICE says have unrealistic or way out voltages. Use a .NODESET of 0V if you do not have a better estimation of the proper DC voltage.</p>	
5.	Add resistors and use the OFF keyword
<p>Example:</p> <pre>D1 1 2 DMOD OFF RD1 1 2 100MEG</pre> <p>Add resistors across diodes to simulate leakage and resistors across MOSFET drain to source connections to simulate realistic channel impedances. Add ohmic resistances (RC, RB, and RE) to transistors. Reduce Gmin an order of magnitude in the .OPTIONS statement. Add the OFF keyword to semiconductors (especially diodes) that may be causing convergence problems. The OFF keyword tells <b>WinSpice</b> to first solve the operating point with the device off. Then, the device is turned on and the previously found operating point is used as a starting condition for the final operating point.</p>	
6.	Change DC power supplies into PULSE statements.
<p>Example:</p> <p>From</p> <pre>VCC 1 0 15 DC</pre> <p>To</p> <pre>VCC 1 0 PULSE 0 15</pre> <p>This allows the user to selectively turn on certain power supplies just like in real life. This is sometimes known as the "Pseudo-Transient" method. Use a reasonable rise time in the PULSE statement to simulate realistic turn on, for example,</p> <p>V1 1 0 PULSE 0 5 0 1U would provide a 5 volt supply with a turn on of 1 microsecond. The first value after the 5 voltage (in this case 0) is the turn-on delay that can be used to let the circuit settle down before turning on the power supply.</p>	
7.	UIC



Example:

```
.TRAN .1N 100N UIC
```

Insert the UIC keyword in the .TRAN statement. UIC means Use Initial Conditions. UIC will cause WinSpice to completely by-pass the DC analysis. You should add any applicable .IC and IC= initial conditions statements to assist in the initial stages of the transient analysis. Note: this solution is not viable when you want to perform an AC analysis because the AC analysis must be preceded by an operating point.

AC Analysis Note: Solutions 5 and 6 should be used as a last resort because they will not produce a valid DC operating point for the circuit (All supplies turned ON). However, if your aim is to get to the transient analysis, then solutions 5 and 6 may help you get there and possibly uncover the hidden problems plaguing the DC analysis along the way.

### 7.4.2 DC Sweep Convergence Solutions

1.	Check circuit topology and connectivity
Make sure every node has two connections and all nodes have a DC path to ground.	
2.	Increase the maximum number of iterations
<p>This is the same as 0 in DC analysis.</p> <p>Set ITL2=100 in the .OPTIONS statement</p> <p>Example:</p> <pre>.OPTIONS ITL2=100</pre> <p>Increases the number of DC iterations WinSpice will go through before giving up.</p>	
3.	Make the steps in the .DC sweep larger or smaller
<p>Example: From</p> <pre>.DC VCC 0 1 .1</pre> <p>To</p> <pre>.DC VCC 0 1 .01</pre> <p>Discontinuities in the SPICE models can cause convergence problems. Larger steps can help to bypass the discontinuities while smaller steps can help WinSpice find the intermediate answers that will be used to find non-converging point.</p>	

4.	Use transient analysis instead of the DC sweep analysis
<p>Example:</p> <p>From</p> <pre>.DC VCC 0 5 .1 VCC 1 0</pre> <p>To</p> <pre>.TRAN .01 1 VCC 1 0 PULSE 0 5 0 1</pre> <p>In many cases it is more effective and efficient to use the transient analysis, by ramping the appropriate voltage and/or current sources, than to use the .DC analysis.</p>	

### 7.4.3 Transient Convergence Solutions

1.	Check circuit topology and connectivity
Make sure every node has two connections and all nodes have a DC path to ground.	
2.	Set RELTOL=.01 in the .OPTIONS statement
<p>Example:</p> <pre>.OPTIONS RELTOL=.01</pre> <p>This option is actually encouraged for most simulations as reducing the RELTOL will speed the simulation up greatly (10-50%) with only a very minor loss in accuracy. A useful recommendation is to set RELTOL to 0.01 for initial simulations and then reset it when you have the simulation going the way you like it and a more accurate answer is required.</p>	
3.	Reduce the accuracy of ABSTOL/VNTOL if current/voltage levels allow
<p>Example:</p> <pre>.OPTIONS ABSTOL=1N VNTOL=1M</pre> <p>ABSTOL/VNTOL can be set to about 8 orders of magnitude below the average voltage/current. Defaults are ABSTOL=1PA and VNTOL=1UV, which match micropower circuits, not power electronics.</p>	

4.	Set ITL4=100 in the .OPTIONS statement
<p>Example:</p> <pre>.OPTIONS ITL4=100</pre> <p>Increases the number of transient iterations at each time point that WinSpice will go through before giving up.</p>	
5.	Realistically Model Your Circuit: add parasitics, especially stray/junction capacitance
<p>The idea here is to smooth any strong nonlinearities or discontinuities. Adding capacitance to various nodes and making sure that all semiconductor junctions have capacitance can do this.</p> <p>Other tips include:</p> <ul style="list-style-type: none"> <li>• Use RC snubbers around diodes</li> <li>• Capacitance for all semiconductor junctions (3PF for diodes, 5PF for BJTs if no specific value is known)</li> <li>• Add realistic circuit and element parasitics</li> <li>• Find a subcircuit representation if the model doesn't fit the device behaviour, especially for RF and power devices like RF BJTs and power MOSFETs.</li> </ul> <p>Many vendors cheat and try to "force fit" the SPICE .MODEL statement to represent a device's behaviour. This is a sure sign that the vendor has skimmed on quality in favour of quantity. Primitive .MODEL statements CAN NOT be used to model most devices above 200MHz because of the effect of package parasitics. And .MODEL statements CAN NOT be used to model most power devices because of extreme non-linear behaviour. In particular, if your vendor uses a .MODEL statement to model a power MOSFET, throw away the model. It's almost certainly useless for transient analysis.</p>	
6.	Reduce the rise/fall times of the PULSE sources.
<p>Example:</p> <p>From</p> <pre>VCC 1 0 PULSE 0 1 0 0 0</pre> <p>To</p> <pre>VCC 1 0 PULSE 0 1 0 1U 1U</pre> <p>Again, we are trying to smooth strong nonlinearities. The pulse times should be realistic, not ideal. If no rise or fall times are given, or if 0 is specified, the rise and fall time will be set equal to the TSTEP value in the .TRAN statement.</p>	

7.	Change the integration to Gear
<p>Example:</p> <pre>.OPTIONS METHOD=GEAR</pre> <p>Gear should be coupled with a reduction in the RELTOL value. Gear integration, with a reduction in RELTOL, tends to produce answers in the direction of a more stable numerical solution, while trapezoidal integration tends to produce a less stable solution. Gear integration often produces superior results for power circuitry simulations due to the fact that high frequency ringing and long simulation periods are often encountered. WinSpice includes both Trapezoidal and Gear integration.</p> <p>Gear Integration is a very valuable, especially for Power supply designers.</p>	

#### 7.4.4 Special Cases

##### **MOSFETs - Check the connectivity**

Connecting two gates together, but to nothing else, will give a PIVTOL/Singular matrix error.

##### **Long Transient Runs**

ITL5=0 - Don't forget to change the ITL5 .OPTIONS parameter (# of transient iterations) to 0, which means run until completion no matter how many iterations it takes.

#### 7.4.5 WinSpice Convergence Helpers

WinSpice has several other options available to help convergence.

1.	Gminsteps (DC Convergence)
<p>Example: <code>.OPTIONS GMINSTEPS=12</code></p> <p>Gmin stepping is a new algorithm in Spice3 that greatly improves DC convergence.</p> <p>If a circuit does not converge, WinSpice automatically tries the 'GMIN stepping' method where the value of GMIN is first set to <math>GMIN * 10^{GMINSTEPS}</math> and then divided by a factor of 10 with each step until the circuit converges. In this version of WinSpice, the factor is not fixed at 10 but varies automatically to improve convergence.</p> <p>This option sets the value of GMINSTEPS. If set to 1, the GMIN stepping is disabled. The default value is 10. Recommend not setting higher than 15.</p>	
2.	The 'where' function (DC/Transient Convergence)

Example:

```
.control
    where
.endc
```

The new ICL (Interactive Command Language) in **WinSpice** allows the user to ask for specific information about where a convergence problem is taking place. In some cases WinSpice does not report the node or device that is failing to converge. The "where" function, is normally added to the control block after the simulation fails. When the simulation is run again, the problem area will be reported.

5Spice note: the "where" information indicates, at best, the general area of the problem, not the specific location.

3.

ALTINIT function (Transient Convergence)

Example:

```
.OPTIONS ALTINIT=1
```

Setting ALTINIT to one causes the default algorithm used when the UIC (use initial condition) keyword is issued in the .TRAN to be bypassed in favour of a second more lenient algorithm. Normally the second algorithm is automatically invoked when the default method fails.

4.

RSHUNT option

Example:

```
.OPTION RSHUNT=1e9
```

If a circuit fails to converge, or simulates very slowly, try using 'option rshunt=1e9' to the circuit file. This guarantees that all voltage nodes have a path to ground and avoids one cause of non-convergence.

Note that recent versions of WinSpice automatically perform 'shunt ramping' if a circuit fails to converge and GMIN and source stepping methods have failed i.e. a shunt is applied and if the circuit fails to converge, it reduces the shunt value by a factor of 10. It repeats this until the circuit converges or RSHUNT = 1e8. In this version of WinSpice the shunts remain in the circuit for the rest of the analysis.

5.

OBSOLETE: Use the 'DELMIN' option (Transient Convergence)

Example:

```
.OPTION DELMIN=0  
.OPTION DELMIN=1e-20
```

This version of WinSpice does not support WinSpice's unique DELMIN option. The problem has been addressed in other ways.

**OBSOLETE:** If you get the 'Timestep too small' message, try disabling the timestep limit with setting it to zero. The default minimum timestep is often too large and disabling the minimum value can help a circuit converge.

Be careful though. It is possible for the timestep to get so small that numerical problems may occur which could stop the program.

**Part**



## 8 BIBLIOGRAPHY

- [1] A. Vladimirescu and S. Liu, The Simulation of MOS Integrated Circuits Using SPICE2  
ERL Memo No. ERL M80/7, Electronics Research Laboratory  
University of California, Berkeley, October 1980
- [2] T. Sakurai and A. R. Newton, A Simple MOSFET Model for Circuit Analysis and its application to  
CMOS gate delay analysis and series-connected MOSFET Structure  
ERL Memo No. ERL M90/19, Electronics Research Laboratory,  
University of California, Berkeley, March 1990
- [3] B. J. Sheu, D. L. Scharfetter, and P. K. Ko, SPICE2 Implementation of BSIM  
ERL Memo No. ERL M85/42, Electronics Research Laboratory  
University of California, Berkeley, May 1985
- [4] J. R. Pierret, A MOS Parameter Extraction Program for the BSIM Model  
ERL Memo Nos. ERL M84/99 and M84/100, Electronics Research Laboratory  
University of California, Berkeley, November 1984
- [5] Min-Chie Jeng, Design and Modeling of Deep-Submicrometer MOSFETs  
ERL Memo Nos. ERL M90/90, Electronics Research Laboratory  
University of California, Berkeley, October 1990
- [6] Soyeon Park, Analysis and SPICE implementation of High Temperature Effects on MOSFET,  
Master's thesis, University of California, Berkeley, December 1986.
- [7] Clement Szeto, Simulator of Temperature Effects in MOSFETs (STEIM),  
Master's thesis, University of California, Berkeley, May 1988.
- [8] J.S. Roychowdhury and D.O. Pederson, Efficient Transient Simulation of Lossy Interconnect,  
Proc. of the 28th ACM/IEEE Design Automation Conference, June 17-21 1991, San Francisco
- [9] A. E. Parker and D. J. Skellern, An Improved FET Model for Computer Simulators,  
IEEE Trans CAD, vol. 9, no. 5, pp. 551-553, May 1990.
- [10] R. Saleh and A. Yang, Editors, Simulation and Modeling,  
IEEE Circuits and Devices, vol. 8, no. 3, pp. 7-8 and 49, May 1992
- [11] H. Statz et al., GaAs FET Device and Circuit Simulation in SPICE,  
IEEE Transactions on Electron Devices, V34, Number 2, February, 1987 pp160-169.



**Part**



## 9 APPENDIX A: Example Circuits

### 9.1 Circuit 1: Differential Pair

The following deck determines the DC operating point of a simple differential pair. In addition, the ac small-signal response is computed over the frequency range 1Hz to 100MEGhz.

```
SIMPLE DIFFERENTIAL PAIR
VCC 7 0 12
VEE 8 0 -12
VIN 1 0 AC 1
RS1 1 2 1K
RS2 6 0 1K
Q1 3 2 4 MOD1
Q2 5 6 4 MOD1
RC1 7 3 10K
RC2 7 5 10K
RE 4 8 10K
.MODEL MOD1 NPN BF=50 VAF=50 IS=1.E-12 RB=100 CJC=.5PF TF=.6NS
.TF V(5) VIN
.AC DEC 10 1 100MEG
.END
```

### 9.2 Circuit 2: MOSFET Characterisation

The following deck computes the output characteristics of a MOSFET device over the range 0-10V for VDS and 0-5V for VGS.

```
MOS OUTPUT CHARACTERISTICS
.OPTIONS NODE NOPAGE
VDS 3 0
VGS 2 0
M1 1 2 0 0 MOD1 L=4U W=6U AD=10P AS=10P
* VIDS MEASURES ID, WE COULD HAVE USED VDS, BUT ID WOULD BE NEGATIVE
VIDS 3 1
.MODEL MOD1 NMOS VTO=-2 NSUB=1.0E15 UO=550
.DC VDS 0 10 .5 VGS 0 5 1
.END
```

### 9.3 Circuit 3: RTL Inverter

The following deck determines the DC transfer curve and the transient pulse response of a simple RTL inverter. The input is a pulse from 0 to 5 Volts with delay, rise, and fall times of 2ns and a pulse width of 30ns. The transient interval is 0 to 100ns, with printing to be done every nanosecond.

```
SIMPLE RTL INVERTER
VCC 4 0 5
VIN 1 0 PULSE 0 5 2NS 2NS 2NS 30NS
RB 1 2 10K
Q1 3 2 0 Q1
RC 3 4 1K
.MODEL Q1 NPN BF 20 RB 100 TF .1NS CJC 2PF
.DC VIN 0 5 0.1
.TRAN 1NS 100NS
.END
```

## 9.4 Circuit 4: Four-Bit Binary Adder

### Circuit 4: Four-Bit Binary Adder

The following deck simulates a four-bit binary adder, using several subcircuits to describe various pieces of the overall circuit.

ADDER - 4 BIT ALL-NAND-GATE BINARY ADDER

\*\*\* SUBCIRCUIT DEFINITIONS

.SUBCKT NAND 1 2 3 4

\* NODES: INPUT(2), OUTPUT, VCC

Q1 9 5 1 QMOD  
 D1CLAMP 0 1 DMOD  
 Q2 9 5 2 QMOD  
 D2CLAMP 0 2 DMOD  
 RB 4 5 4K  
 R1 4 6 1.6K  
 Q3 6 9 8 QMOD  
 R2 8 0 1K  
 RC 4 7 130  
 Q4 7 6 10 QMOD  
 DVBEDROP 10 3 DMOD  
 Q5 3 8 0 QMOD  
 .ENDS NAND

.SUBCKT ONEBIT 1 2 3 4 5 6

\* NODES: INPUT(2), CARRY-IN, OUTPUT, CARRY-OUT, VCC

X1 1 2 7 6 NAND  
 X2 1 7 8 6 NAND  
 X3 2 7 9 6 NAND  
 X4 8 9 10 6 NAND  
 X5 3 10 11 6 NAND  
 X6 3 11 12 6 NAND  
 X7 10 11 13 6 NAND  
 X8 12 13 4 6 NAND  
 X9 11 7 5 6 NAND  
 .ENDS ONEBIT

.SUBCKT TWOBIT 1 2 3 4 5 6 7 8 9

\* NODES: INPUT - BIT0(2) / BIT1(2), OUTPUT - BIT0 / BIT1,  
 \* CARRY-IN, CARRY-OUT, VCC

X1 1 2 7 5 10 9 ONEBIT  
 X2 3 4 10 6 8 9 ONEBIT  
 .ENDS TWOBIT

.SUBCKT FOURBIT 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

\* NODES: INPUT - BIT0(2) / BIT1(2) / BIT2(2) / BIT3(2),  
 \* OUTPUT - BIT0 / BIT1 / BIT2 / BIT3, CARRY-IN, CARRY-OUT, VCC

X1 1 2 3 4 9 10 13 16 15 TWOBIT  
 X2 5 6 7 8 11 12 16 14 15 TWOBIT  
 .ENDS FOURBIT

\*\*\* DEFINE NOMINAL CIRCUIT

.MODEL DMOD D

.MODEL QMOD NPN(BF=75 RB=100 CJE=1PF CJC=3PF)

VCC 99 0 DC 5V

VIN1A 1 0 PULSE(0 3 0 10NS 10NS 10NS 50NS)

VIN1B 2 0 PULSE(0 3 0 10NS 10NS 20NS 100NS)

VIN2A 3 0 PULSE(0 3 0 10NS 10NS 40NS 200NS)

VIN2B 4 0 PULSE(0 3 0 10NS 10NS 80NS 400NS)

VIN3A 5 0 PULSE(0 3 0 10NS 10NS 160NS 800NS)

VIN3B 6 0 PULSE(0 3 0 10NS 10NS 320NS 1600NS)

VIN4A 7 0 PULSE(0 3 0 10NS 10NS 640NS 3200NS)

VIN4B 8 0 PULSE(0 3 0 10NS 10NS 1280NS 6400NS)

X1 1 2 3 4 5 6 7 8 9 10 11 12 0 13 99 FOURBIT

RBIT0 9 0 1K

```
RBIT1 10 0 1K
RBIT2 11 0 1K
RBIT3 12 0 1K
RCOUT 13 0 1K

*** (FOR THOSE WITH MONEY (AND MEMORY) TO BURN)
.TRAN 1NS 6400NS
.END
```

## 9.5 Circuit 5: Transmission-Line Inverter

The following deck simulates a transmission-line inverter. Two transmission-line elements are required since two propagation modes are excited. In the case of a coaxial line, the first line (T1) models the inner conductor with respect to the shield, and the second line (T2) models the shield with respect to the outside world.

```
TRANSMISSION-LINE INVERTER
V1 1 0 PULSE(0 1 0 0.1N)
R1 1 2 50
X1 2 0 0 4 TLINE
R2 4 0 50

.SUBCKT TLINE 1 2 3 4
T1 1 2 3 4 Z0=50 TD=1.5NS
T2 2 0 4 0 Z0=100 TD=1NS
.ENDS TLINE

.TRAN 0.1NS 20NS
.END
```

**Part**



## 10 APPENDIX B: MODEL AND DEVICE PARAMETERS

The following tables summarise the parameters available for each of the devices and models. There are several tables for each type of device supported by WinSpice.

Input parameters to instances and models are parameters that can occur on an instance or model definition line in the form "keyword=value" where "keyword" is the parameter name as given in the tables. Default input parameters (such as the resistance of a resistor or the capacitance of a capacitor) obviously do not need the keyword specified.

Output parameters are parameters which are available for the output of operating point and debugging information. There are two types of parameters:-

- instance parameters  
These are parameters which are calculated for each instance of a device
- model parameters  
These are parameters which are calculated for a specific model and are shared by all instances of the model.

Instance parameters are specified as "@device[keyword]" and are available for the most recent point computed or, if specified in a ".save" statement, for an entire simulation as a normal output vector. Thus, to monitor the gate-to-source capacitance of a MOSFET, a command

```
save @m1[cgs]
```

given before a transient simulation causes the specified capacitance value to be saved at each timepoint, and a subsequent command such as

```
plot @m1[cgs]
```

produces the desired plot (note that the show command does not use this format).

Model parameters are specified as "@model[keyword]" and are available for the most recent point computed or, if specified in a ".save" statement, for an entire simulation as a normal output vector as for instance parameters.

Another example showing the use of instance and model parameters for a BJT model is below:-

```
.model BC107 NPN(Is=1.527f Xti=3 Eg=1.11 Vaf=106.8 Bf=334.5 Ne=1.642
+ Ise=222f Ikf=.1596 Xtb=1.5 Br=.788 Nc=2 Isc=0 Ikr=0 Re=.6 Rc=0.25
+ Cjc=6.072p Mjc=.3333 Vjc=.75 Fc=.5 Cje=10.67p Mje=.3333 Vje=.75
+ Tr=10n Tf=471.8p Itf=0 Vtf=0 Xtf=0)
. . .
* Declare two BC107 instances in a circuit
Q1 22 24 25 BC107
Q2 42 44 45 BC107
. . .
* Save internal base resistance (model parameter)
* and the base-emitter voltage for q1 and q2.
save @bc107[rb], @q1[vbe], @q2[vbe]
. . .
* Perform an analysis
op
. . .
print @bc107[rb], @q1[vbe], @q2[vbe]
```

Some variables are listed as both input and output, and their output simply returns the previously input value, or the default value after the simulation has been run. Some parameters are input only because the output system

can not handle variables of the given type yet, or the need for them as output variables has not been apparent. Many such input variables are available as output variables in a different format, such as the initial condition vectors that can be retrieved as individual initial condition values. Finally, internally derived values are output only and are provided for debugging and operating point output purposes.

Please note that these tables do not provide the detailed information available about the parameters provided in the section on each device and model, but are provided as a quick reference guide.

## 10.1 ASRC: Arbitrary Source

ASRC - instance parameters (input-only)	
i	Current source
v	Voltage source
ASRC - instance parameters (output-only)	
i	Current through source
v	Voltage across source
pos_node	Positive Node
neg_node	Negative Node

## 10.2 BJT: Bipolar Junction Transistor

BJT - instance parameters (input-only)	
ic	Initial condition vector (vbe, vce)
BJT - instance parameters (input-output)	
off	Device initially off
icvbe	Initial B-E voltage
icvce	Initial C-E voltage
area	Area factor
temp	Instance temperature
BJT - instance parameters (output-only)	
colnode	Number of collector node
basenode	Number of base node
emitnode	Number of emitter node
substnode	Number of substrate node
colprimenode	Internal collector node
baseprimenode	Internal base node
emitprimenode	Internal emitter node



ic	Current at collector node
ib	Current at base node
ie	Emitter current
is	Substrate current
vbe	B-E voltage
vbc	B-C voltage
gm	Small signal transconductance
gpi	Small signal input conductance - pi
gmu	Small signal conductance - mu
gx	Conductance from base to internal base
go	Small signal output conductance
geqcb	$d(I_{be})/d(V_{bc})$
gccs	Internal C-S cap. equiv. cond.
geqbx	Internal C-B-base cap. equiv. cond.
cpi	Internal base to emitter capacitance
cmu	Internal base to collector capacitance
cbx	Base to collector capacitance
ccs	Collector to substrate capacitance
cqbe	Cap. due to charge storage in B-E jct.
cqbc	Cap. due to charge storage in B-C jct.
cqcs	Cap. due to charge storage in C-S jct.
cqbx	Cap. due to charge storage in B-X jct.
cexbc	Total Capacitance in B-X junction
qbe	Charge storage B-E junction
qbc	Charge storage B-C junction
qcs	Charge storage C-S junction
qbx	Charge storage B-X junction
p	Power dissipation
BJT - model parameters (input-output)	
npn	NPN type device
pnp	PNP type device
is	Saturation Current
bf	Ideal forward beta
nf	Forward emission coefficient
vaf	Forward Early voltage

va	Forward Early voltage (same as vaf)
ikf	Forward beta roll-off corner current
ik	Forward beta roll-off corner current (same as ikf)
ise	B-E leakage saturation current
ne	B-E leakage emission coefficient
br	Ideal reverse beta
nr	Reverse emission coefficient
var	Reverse Early voltage
vb	Reverse Early voltage (same as var)
ikr	reverse beta roll-off corner current
isc	B-C leakage saturation current
nc	B-C leakage emission coefficient
rb	Zero bias base resistance
irb	Current for base resistance= $(rb+r_{bm})/2$
r <sub>bm</sub>	Minimum base resistance
re	Emitter resistance
rc	Collector resistance
c <sub>je</sub>	Zero bias B-E depletion capacitance
v <sub>je</sub>	B-E built in potential
p <sub>e</sub>	B-E built in potential (same as v <sub>je</sub> )
m <sub>je</sub>	B-E junction grading coefficient
m <sub>e</sub>	B-E junction grading coefficient (same as m <sub>je</sub> )
t <sub>f</sub>	Ideal forward transit time
x <sub>tf</sub>	Coefficient for bias dependence of T <sub>F</sub>
v <sub>tf</sub>	Voltage giving VBC dependence of T <sub>F</sub>
i <sub>tf</sub>	High current dependence of T <sub>F</sub>
p <sub>tf</sub>	Excess phase
c <sub>jc</sub>	Zero bias B-C depletion capacitance
v <sub>jc</sub>	B-C built in potential
p <sub>c</sub>	B-C built in potential (same as v <sub>jc</sub> )
m <sub>jc</sub>	B-C junction grading coefficient
m <sub>c</sub>	B-C junction grading coefficient (same as m <sub>jc</sub> )
x <sub>cjc</sub>	Fraction of B-C cap to internal base
t <sub>r</sub>	Ideal reverse transit time
c <sub>js</sub>	Zero bias C-S capacitance
c <sub>cs</sub>	Zero bias C-S capacitance

vjs	Substrate junction built in potential
ps	Substrate junction built in potential (same as vjs)
mjs	Substrate junction grading coefficient
ms	Substrate junction grading coefficient (same as mjs)
xtb	Forward and reverse beta temp. exp.
eg	Energy gap for IS temp. dependency
xti	Temp. exponent for IS
fc	Forward bias junction fit parameter
tnom	Parameter measurement temperature
kf	Flicker Noise Coefficient
af	Flicker Noise Exponent
BJT - model parameters (output-only)	
type	NPN or PNP
invearlyvoltf	Inverse early voltage:forward
invearlyvoltr	Inverse early voltage:reverse
invrolloff	Inverse roll off - forward
invrollofr	Inverse roll off - reverse
collectorconduct	Collector conductance
emitterconduct	Emitter conductance
transtimevbcfact	Transit time VBC factor
excessphasefactor	Excess phase fact.

### 10.3 BSIM1: Berkeley Short Channel IGFET Model

BSIM1 - instance parameters (input-only)	
ic	Vector of DS,GS,BS initial voltages
BSIM1 - instance parameters (input-output)	
l	Length
w	Width
ad	Drain area
as	Source area
m	Multiplier
pd	Drain perimeter
ps	Source perimeter

nrd	Number of squares in drain
nrs	Number of squares in source
off	Device is initially off
icvds	Initial Drain-Source voltage
icvgs	Initial Gate-Source voltage
icvbs	Initial Bulk-Source voltage
BSIM1 - instance parameters (output-only)	
vds	Drain-Source voltage
vgs	Gate-Source voltage
vbs	Bulk-Source voltage
vbd	Bulk-Drain voltage
gm	Transconductance
BSIM1 - model parameters (input-only)	
nmos	Flag to indicate NMOS
pmos	Flag to indicate PMOS
BSIM1 - model parameters (input-output)	
vfb	Flat band voltage
lvfb	Length dependence of vfb
wvfb	Width dependence of vfb
phi	Strong inversion surface potential
lphi	Length dependence of phi
wphi	Width dependence of phi
k1	Bulk effect coefficient 1
lk1	Length dependence of k1
wk1	Width dependence of k1
k2	Bulk effect coefficient 2
lk2	Length dependence of k2
wk2	Width dependence of k2
eta	VDS dependence of threshold voltage
leta	Length dependence of eta
weta	Width dependence of eta
x2e	VBS dependence of eta
lx2e	Length dependence of x2e

wx2e	Width dependence of x2e
x3e	VDS dependence of eta
lx3e	Length dependence of x3e
wx3e	Width dependence of x3e
dl	Channel length reduction in um
dw	Channel width reduction in um
muz	Zero field mobility at VDS=0 VGS=VTH
x2mz	VBS dependence of muz
lx2mz	Length dependence of x2mz
wx2mz	Width dependence of x2mz
mus	Mobility at VDS=VDD VGS=VTH, channel length modulation
lmus	Length dependence of mus
wmus	Width dependence of mus
x2ms	VBS dependence of mus
lx2ms	Length dependence of x2ms
wx2ms	Width dependence of x2ms
x3ms	VDS dependence of mus
lx3ms	Length dependence of x3ms
wx3ms	Width dependence of x3ms
u0	VGS dependence of mobility
lu0	Length dependence of u0
wu0	Width dependence of u0
x2u0	VBS dependence of u0
lx2u0	Length dependence of x2u0
wx2u0	Width dependence of x2u0
u1	VDS dependence of mobility, velocity saturation
lu1	Length dependence of u1
wu1	Width dependence of u1
x2u1	VBS dependence of u1
lx2u1	Length dependence of x2u1
wx2u1	Width dependence of x2u1
x3u1	VDS dependence of u1
lx3u1	Length dependence of x3u1
wx3u1	Width dependence of x3u1
n0	Sub threshold slope
ln0	Length dependence of n0

wn0	Width dependence of n0
nb	VBS dependence of sub threshold slope
lnb	Length dependence of nb
wnb	Width dependence of nb
nd	VDS dependence of sub threshold slope
lnd	Length dependence of nd
wnd	Width dependence of nd
tox	Gate oxide thickness in um
temp	Temperature in degree Celsius
vdd	Supply voltage to specify mus
cgso	Gate source overlap capacitance per unit channel width(m)
cgdo	Gate drain overlap capacitance per unit channel width(m)
cgbo	Gate bulk overlap capacitance per unit channel length(m)
xpart	Flag for channel charge partitioning
rsh	Source drain diffusion sheet resistance in ohm per square
js	Source drain junction saturation current per unit area
pb	Source drain junction built in potential
mj	Source drain bottom junction capacitance grading coefficient
pbsw	Source drain side junction capacitance built in potential
mjsw	Source drain side junction capacitance grading coefficient
cj	Source drain bottom junction capacitance per unit area
cjsw	Source drain side junction capacitance per unit area
wdf	Default width of source drain diffusion in um
dell	Length reduction of source drain diffusion

## 10.4 BSIM2: Berkeley Short Channel IGFET Model

BSIM2 - instance parameters (input-only)	
ic	Vector of DS,GS,BS initial voltages
BSIM2 - instance parameters (input-output)	
l	Length
w	Width
ad	Drain area
as	Source area
m	Multiplier

pd	Drain perimeter
ps	Source perimeter
nrd	Number of squares in drain
nrs	Number of squares in source
off	Device is initially off
icvds	Initial D-S voltage
icvgs	Initial G-S voltage
icvbs	Initial B-S voltage
BSIM2 - instance parameters (output-only)	
vds	Drain-Source voltage
vgs	Gate-Source voltage
vbs	Bulk-Source voltage
vbd	Bulk-Drain voltage
gm	Transconductance
BSIM2 - model parameters (input-only)	
nmos	Flag to indicate NMOS
pmos	Flag to indicate PMOS
BSIM2 - model parameters (input-output)	
vfb	Flat band voltage
lvfb	Length dependence of vfb
wvfb	Width dependence of vfb
phi	Strong inversion surface potential
lphi	Length dependence of phi
wphi	Width dependence of phi
k1	Bulk effect coefficient 1
lk1	Length dependence of k1
wk1	Width dependence of k1
k2	Bulk effect coefficient 2
lk2	Length dependence of k2
wk2	Width dependence of k2
eta0	VDS dependence of threshold voltage at VDD=0
leta0	Length dependence of eta0
weta0	Width dependence of eta0

etab	VBS dependence of eta
letab	Length dependence of etab
wetab	Width dependence of etab
dl	Channel length reduction in um
dw	Channel width reduction in um
mu0	Low-field mobility, at $V_{DS}=0$ $V_{GS}=V_{TH}$
mu0b	VBS dependence of low-field mobility
lmu0b	Length dependence of mu0b
wmu0b	Width dependence of mu0b
mus0	Mobility at $V_{DS}=V_{DD}$ $V_{GS}=V_{TH}$
lmus0	Length dependence of mus0
wmus0	Width dependence of mus
musb	VBS dependence of mus
lmusb	Length dependence of musb
wmusb	Width dependence of musb
mu20	VDS dependence of mu in tanh term
lmu20	Length dependence of mu20
wmu20	Width dependence of mu20
mu2b	VBS dependence of mu2
lmu2b	Length dependence of mu2b
wmu2b	Width dependence of mu2b
mu2g	VGS dependence of mu2
lmu2g	Length dependence of mu2g
wmu2g	Width dependence of mu2g
mu30	VDS dependence of mu in linear term
lmu30	Length dependence of mu30
wmu30	Width dependence of mu30
mu3b	VBS dependence of mu3
lmu3b	Length dependence of mu3b
wmu3b	Width dependence of mu3b
mu3g	VGS dependence of mu3
lmu3g	Length dependence of mu3g
wmu3g	Width dependence of mu3g
mu40	VDS dependence of mu in linear term
lmu40	Length dependence of mu40
wmu40	Width dependence of mu40



mu4b	VBS dependence of mu4
lmu4b	Length dependence of mu4b
wmu4b	Width dependence of mu4b
mu4g	VGS dependence of mu4
lmu4g	Length dependence of mu4g
wmu4g	Width dependence of mu4g
ua0	Linear VGS dependence of mobility
lua0	Length dependence of ua0
wua0	Width dependence of ua0
uab	VBS dependence of ua
luab	Length dependence of uab
wuab	Width dependence of uab
ub0	Quadratic VGS dependence of mobility
lub0	Length dependence of ub0
wub0	Width dependence of ub0
ubb	VBS dependence of ub
lubb	Length dependence of ubb
wubb	Width dependence of ubb
u10	VDS dependence of mobility
lu10	Length dependence of u10
wu10	Width dependence of u10
u1b	VBS dependence of u1
lu1b	Length dependence of u1b
wu1b	Width dependence of u1b
u1d	VDS dependence of u1
lu1d	Length dependence of u1d
wu1d	Width dependence of u1d
n0	Sub threshold slope at VDS=0 VBS=0
ln0	Length dependence of n0
wn0	Width dependence of n0
nb	VBS dependence of n
lnb	Length dependence of nb
wnb	Width dependence of nb
nd	VDS dependence of n
lnd	Length dependence of nd
wnd	Width dependence of nd

vof0	Threshold voltage offset AT VDS=0 VBS=0
lvof0	Length dependence of vof0
wvof0	Width dependence of vof0
vofb	VBS dependence of vof
lvofb	Length dependence of vofb
wvofb	Width dependence of vofb
vofd	VDS dependence of vof
lvofd	Length dependence of vofd
wvofd	Width dependence of vofd
ai0	Pre-factor of hot-electron effect
lai0	Length dependence of ai0
wai0	Width dependence of ai0
aib	VBS dependence of ai
laib	Length dependence of aib
waib	Width dependence of aib
bi0	Exponential factor of hot-electron effect
lbi0	Length dependence of bi0
wbi0	Width dependence of bi0
bib	VBS dependence of bi
lbib	Length dependence of bib
wbib	Width dependence of bib
vghigh	Upper bound of the cubic spline function
lvghigh	Length dependence of vghigh
wvghigh	Width dependence of vghigh
vglow	Lower bound of the cubic spline function
lvglow	Length dependence of vglow
wvglow	Width dependence of vglow
tox	Gate oxide thickness in um
temp	Temperature in degree Celsius
vdd	Maximum Vds
vgg	Maximum Vgs
vbb	Maximum Vbs
cgso	Gate source overlap capacitance per unit channel width(m)
cgdo	Gate drain overlap capacitance per unit channel width(m)
cgbo	Gate bulk overlap capacitance per unit channel length(m)
xpart	Flag for channel charge partitioning

rsh	Source drain diffusion sheet resistance in ohm per square
js	Source drain junction saturation current per unit area
pb	Source drain junction built in potential
mj	Source drain bottom junction capacitance grading coefficient
pbsw	Source drain side junction capacitance built in potential
mjsw	Source drain side junction capacitance grading coefficient
cj	Source drain bottom junction capacitance per unit area
cjsw	Source drain side junction capacitance per unit area
wdf	Default width of source drain diffusion in um
dell	Length reduction of source drain diffusion

## 10.5 Capacitor: Fixed capacitor

Capacitor - instance parameters (input-output)	
capacitance	Device capacitance
ic	Initial capacitor voltage
w	Device width
l	Device length
Capacitor - instance parameters (output-only)	
i	Device current
p	Instantaneous device power
Capacitor - instance parameters (input-only)	
c	Capacitance expression
Capacitor - model parameters (input-only)	
c	Capacitor model
Capacitor - model parameters (input-output)	
cj	Bottom Capacitance per area
cjsw	Sidewall capacitance per meter
defw	Default width
tc1	First order temp. coefficient
tc2	Second order temp. coefficient

vc1	First order voltage coefficient
vc2	Second order voltage coefficient
narrow	Width correction factor

## 10.6 CCCS: Current controlled current source

CCCS - instance parameters (input-output)	
gain	Gain of source
control	Name of controlling source
CCCS - instance parameters (output-only)	
neg_node	Negative node of source
pos_node	Positive node of source
i	CCCS output current
v	CCCS voltage at output
p	CCCS power

## 10.7 CCVS: Linear current controlled current source

CCVS - instance parameters (input-output)	
gain	Transresistance (gain)
control	Controlling voltage source
CCVS - instance parameters (output-only)	
pos_node	Positive node of source
neg_node	Negative node of source
i	CCVS output current
v	CCVS output voltage
p	CCVS power

## 10.8 CSwitch: Current controlled ideal switch

CSwitch - instance parameters (input-only)	
on	Initially closed
off	Initially open

CSwitch - instance parameters (input-output)	
control	Name of controlling source
CSwitch - instance parameters (output-only)	
pos_node	Positive node of switch
neg_node	Negative node of switch
i	Switch current
p	Instantaneous power
Cswitch - model parameters (input-output)	
csw	Current controlled switch model
it	Threshold current
ih	Hysteresis current
ron	Closed resistance
roff	Open resistance
ion	Control current to switch on
ioff	Control current to switch off
Cswitch - model parameters (output-only)	
gon	Closed conductance
goff	Open conductance

## 10.9 Diode: Junction Diode model

Diode - instance parameters (input-output)	
off	Initially off
temp	Instance temperature
ic	Initial device voltage
area	Area factor
Diode - instance parameters (output-only)	
vd	Diode voltage
id	Diode current
c	Diode current

gd	Diode conductance
cd	Diode capacitance
charge	Diode capacitor charge
capcur	Diode capacitor current
p	Diode power
Diode - model parameters (input-only)	
d	Diode model
Diode - model parameters (input-output)	
is	Saturation current
tnom	Parameter measurement temperature
rs	Ohmic resistance
n	Emission Coefficient
tt	Transit Time
cjo	Junction capacitance
cj0	Junction capacitance
vj	Junction potential
m	Grading coefficient
eg	Activation energy
xti	Saturation current temperature exp.
kf	flicker noise coefficient
af	flicker noise exponent
fc	Forward bias junction fit parameter
bv	Reverse breakdown voltage
ibv	Current at reverse breakdown voltage
Diode - model parameters (output-only)	
cond	Ohmic conductance

## 10.10 Inductor: Inductors

Inductor - instance parameters (input-output)	
inductance	Inductance of inductor
ic	Initial current through inductor

Inductor - instance parameters (output-only)	
flux	Flux through inductor
v	Terminal voltage of inductor
Volt	Terminal voltage of inductor. Same as 'v'.
i	Current through the inductor
current	Current through the inductor. Same as 'i'.
p	Instantaneous power dissipated by the inductor

### 10.11 mutual: Mutual inductors

mutual - instance parameters (input-output)	
k	Mutual inductance
coefficient	(null)
inductor1	First coupled inductor
inductor2	Second coupled inductor

### 10.12 Isource: Independent current source

Isource - instance parameters (input-only)	
pulse	Pulse description
sine	Sinusoidal source description
sin	Sinusoidal source description
exp	Exponential source description
pwl	Piecewise linear description
sffm	single freq. FM description
ac	AC magnitude, phase vector
c	Current through current source
distof1	f1 input for distortion
distof2	f2 input for distortion
Isource - instance parameters (input-output)	
dc	DC value of source
acmag	AC magnitude
acphase	AC phase

Isource - instance parameters (output-only)	
neg_node	Negative node of source
pos_node	Positive node of source
acreal	AC real part
acimag	AC imaginary part
function	Function of the source
order	Order of the source function
coeffs	Coefficients of the source
v	Voltage across the supply
p	Power supplied by the source

### 10.13 JFET: Junction Field effect transistor

JFET - instance parameters (input-output)	
off	Device initially off
ic	Initial VDS,VGS vector
area	Area factor
ic-vds	Initial D-S voltage
ic-vgs	Initial G-S voltage
temp	Instance temperature
JFET - instance parameters (output-only)	
drain-node	Number of drain node
gate-node	Number of gate node
source-node	Number of source node
drain-prime-node	Internal drain node
source-prime-node	Internal source node
vgs	Voltage G-S
vgd	Voltage G-D
ig	Current at gate node
id	Current at drain node
is	Source current
igd	Current G-D
gm	Transconductance
gds	Conductance D-S



ggs	Conductance G-S
ggd	Conductance G-D
qgs	Charge storage G-S junction
qgd	Charge storage G-D junction
cqgs	Capacitance due to charge storage G-S junction
cqgd	Capacitance due to charge storage G-D junction
p	Power dissipated by the JFET
JFET - model parameters (input-output)	
njf	N type JFET model
pjf	P type JFET model
vt0	Threshold voltage
vto	Threshold voltage
beta	Transconductance parameter
lambda	Channel length modulation param.
rd	Drain ohmic resistance
rs	Source ohmic resistance
cgs	G-S junction capacitance
cgd	G-D junction cap
pb	Gate junction potential
is	Gate junction saturation current
fc	Forward bias junction fit parm.
b	Doping tail parameter
tnom	Parameter measurement temperature
kf	Flicker Noise Coefficient
af	Flicker Noise Exponent
JFET - model parameters (output-only)	
type	N-type or P-type JFET model
gd	Drain conductance
gs	Source conductance

## 10.14 LTRA: Lossy transmission line

LTRA - instance parameters (input-only)	
ic	Initial condition vector:v1,i1,v2,i2

LTRA - instance parameters (input-output)	
v1	Initial voltage at end 1
v2	Initial voltage at end 2
i1	Initial current at end 1
i2	Initial current at end 2
LTRA - instance parameters (output-only)	
pos_node1	Positive node of end 1 of t-line
neg_node1	Negative node of end 1 of t-line
pos_node2	Positive node of end 2 of t-line
neg_node2	Negative node of end 2 of t-line
LTRA - model parameters (input-output)	
ltra	LTRA model
r	Resistance per metre
l	Inductance per metre
g	(null)
c	Capacitance per metre
len	Length of line
nocontrol	No timestep control
steplimit	Always limit timestep to 0.8*(delay of line)
nosteplimit	Don't always limit timestep to 0.8*(delay of line)
lininterp	Use linear interpolation
quadinterp	Use quadratic interpolation
mixedinterp	Use linear interpolation if quadratic results look unacceptable
truncnr	Use N-R iterations for step calculation in LTRATrunc
truncdontcut	Don't limit timestep to keep impulse response calculation errors low
compactrel	Special reltol for straight line checking
compactabs	Special abstol for straight line checking
LTRA - model parameters (output-only)	
rel	Rel. rate of change of deriv. for bkpt
abs	Abs. rate of change of deriv. for bkpt

## 10.15 MES: GaAs MESFET model

MES - instance parameters (input-output)	
area	Area factor
icvds	Initial D-S voltage
icvgs	Initial G-S voltage
MES - instance parameters (output-only)	
off	Device initially off
dnode	Number of drain node
gnode	Number of gate node
snode	Number of source node
dprimenode	Number of internal drain node
sprimenode	Number of internal source node
vgs	Gate-Source voltage
vgd	Gate-Drain voltage
cg	Gate capacitance
cd	Drain capacitance
cgd	Gate-Drain capacitance
gm	Transconductance
gds	Drain-Source conductance
ggs	Gate-Source conductance
ggd	Gate-Drain conductance
cqgs	Capacitance due to gate-source charge storage
cqgd	Capacitance due to gate-drain charge storage
qgs	Gate-Source charge storage
qgd	Gate-Drain charge storage
is	Source current
p	Power dissipated by the mesfet
MES - model parameters (input-only)	
nmf	N type MESfet model
pmf	P type MESfet model
MES - model parameters (input-output)	
vt0	Pinch-off voltage

vto	Pinch-off voltage
alpha	Saturation voltage parameter
beta	Transconductance parameter
lambda	Channel length modulation parm.
b	Doping tail extending parameter
rd	Drain ohmic resistance
rs	Source ohmic resistance
cgs	G-S junction capacitance
cgd	G-D junction capacitance
pb	Gate junction potential
is	Junction saturation current
fc	Forward bias junction fit parm.
kf	Flicker noise coefficient
af	Flicker noise exponent
MES - model parameters (output-only)	
type	N-type or P-type MESfet model
gd	Drain conductance
gs	Source conductance
depl_cap	Depletion capacitance
vcrit	Critical voltage

## 10.16 Mos1: Level 1 MOSFET model with Meyer capacitance model

Mos1 - instance parameters (input-only)	
off	Device initially off
ic	Vector of D-S, G-S, B-S voltages
Mos1 - instance parameters (input-output)	
m	Multiplier
l	Length
w	Width
ad	Drain area
as	Source area
pd	Drain perimeter
ps	Source perimeter

nrd	Drain squares
nrs	Source squares
icvds	Initial Drain-Source voltage
icvgs	Initial Gate-Source voltage
icvbs	Initial Bulk-Source voltage
temp	Instance temperature
Mos1 - instance parameters (output-only)	
id	Drain current
is	Source current
ig	Gate current
ib	Bulk current
ibd	B-D junction current
ibs	B-S junction current
vgs	Gate-Source voltage
vds	Drain-Source voltage
vbs	Bulk-Source voltage
vbd	Bulk-Drain voltage
dnode	Number of the drain node
gnode	Number of the gate node
snode	Number of the source node
bnode	Number of the node
dnodeprime	Number of int. drain node
snodeprime	Number of int. source node
von	Turn-on voltage
vdsat	Saturation drain voltage
sourcevcrit	Critical source voltage
drainvcrit	Critical drain voltage
rs	Source resistance
sourceconductance	Conductance of source
rd	Drain conductance
drainconductance	Conductance of drain
gm	Transconductance
gds	Drain-Source conductance
gmb	Bulk-Source transconductance
gmbs	Bulk-Source transconductance

gbd	Bulk-Drain conductance
gbs	Bulk-Source conductance
cbd	Bulk-Drain capacitance
cbs	Bulk-Source capacitance
cgs	Gate-Source capacitance
cgd	Gate-Drain capacitance
cgb	Gate-Bulk capacitance
cqgs	Capacitance due to gate-source charge storage
cqgd	Capacitance due to gate-drain charge storage
cqgb	Capacitance due to gate-bulk charge storage
cqbd	Capacitance due to bulk-drain charge storage
cqbs	Capacitance due to bulk-source charge storage
cbd0	Zero-Bias B-D junction capacitance
cbdsw0	
cbs0	Zero-Bias B-S junction capacitance
cbssw0	
qgs	Gate-Source charge storage
qgd	Gate-Drain charge storage
qgb	Gate-Bulk charge storage
qbd	Bulk-Drain charge storage
qbs	Bulk-Source charge storage
p	Instantaneous power
Mos1 - model parameters (input-only)	
nmos	N type MOSFET model
pmos	P type MOSFET model
Mos1 - model parameters (input-output)	
vto	Threshold voltage
vt0	Threshold voltage
kp	Transconductance parameter
gamma	Bulk threshold parameter
phi	Surface potential
lambda	Channel length modulation
rd	Drain ohmic resistance
rs	Source ohmic resistance

cbd	B-D junction capacitance
cbs	B-S junction capacitance
is	Bulk junction sat. current
pb	Bulk junction potential
cgso	Gate-source overlap cap.
cgdo	Gate-drain overlap cap.
cgbo	Gate-bulk overlap cap.
rsh	Sheet resistance
cj	Bottom junction cap per area
mj	Bottom grading coefficient
cjsw	Side junction cap per area
mjsw	Side grading coefficient
js	Bulk jct. sat. current density
tox	Oxide thickness
ld	Lateral diffusion
u0	Surface mobility
uo	Surface mobility
fc	Forward bias jct. fit parm.
nsub	Substrate doping
tpg	Gate type
nss	Surface state density
tnom	Parameter measurement temperature
kf	Flicker noise coefficient
af	Flicker noise exponent
Mos1 - model parameters (output-only)	
type	N-channel or P-channel MOS

### 10.17 Mos2: Level 2 MOSFET model with Meyer capacitance model

Mos2 - instance parameters (input-only)	
off	Device initially off
ic	Vector of D-S, G-S, B-S voltages
Mos2 - instance parameters (input-output)	
l	Length

w	Width
ad	Drain area
as	Source area
m	Multiplier
pd	Drain perimeter
ps	Source perimeter
nrd	Drain squares
nrs	Source squares
icvds	Initial D-S voltage
icvgs	Initial G-S voltage
icvbs	Initial B-S voltage
temp	Instance operating temperature
Mos2 - instance parameters (output-only)	
id	Drain current
cd	Drain current
ibd	B-D junction current
ibs	B-S junction current
is	Source current
ig	Gate current
ib	Bulk current
vgs	Gate-Source voltage
vds	Drain-Source voltage
vbs	Bulk-Source voltage
vbd	Bulk-Drain voltage
dnode	Number of drain node
gnode	Number of gate node
snode	Number of source node
bnode	Number of bulk node
dnodeprime	Number of internal drain node
snodeprime	Number of internal source node
von	Turn-on voltage
vdsat	Saturation drain voltage
sourcevcrit	Critical source voltage
drainvcrit	Critical drain voltage
rs	Source resistance



sourceconductance	Source conductance
rd	Drain resistance
drainconductance	Drain conductance
gm	Transconductance
gds	Drain-Source conductance
gmb	Bulk-Source transconductance
gmbs	Bulk-Source transconductance
gbd	Bulk-Drain conductance
gbs	Bulk-Source conductance
cbd	Bulk-Drain capacitance
cbs	Bulk-Source capacitance
egs	Gate-Source capacitance
cgd	Gate-Drain capacitance
cgb	Gate-Bulk capacitance
cbd0	Zero-Bias B-D junction capacitance
cbds0	
cbs0	Zero-Bias B-S junction capacitance
cbss0	
cqgs	Capacitance due to gate-source charge storage
cqgd	Capacitance due to gate-drain charge storage
cqgb	Capacitance due to gate-bulk charge storage
cqbd	Capacitance due to bulk-drain charge storage
cqbs	Capacitance due to bulk-source charge storage
qgs	Gate-Source charge storage
qgd	Gate-Drain charge storage
qgb	Gate-Bulk charge storage
qbd	Bulk-Drain charge storage
qbs	Bulk-Source charge storage
p	Instantaneous power
Mos2 - model parameters (input-only)	
nmos	N type MOSFET model
pmos	P type MOSFET model
Mos2 - model parameters (input-output)	
vto	Threshold voltage

vt0	Threshold voltage
kp	Transconductance parameter
gamma	Bulk threshold parameter
phi	Surface potential
lambda	Channel length modulation
rd	Drain ohmic resistance
rs	Source ohmic resistance
cbd	B-D junction capacitance
cbs	B-S junction capacitance
is	Bulk junction sat. current
pb	Bulk junction potential
cgso	Gate-source overlap cap.
cgdo	Gate-drain overlap cap.
cgbo	Gate-bulk overlap cap.
rsh	Sheet resistance
cj	Bottom junction cap per area
mj	Bottom grading coefficient
cjsw	Side junction cap per area
mjsw	Side grading coefficient
js	Bulk jct. sat. current density
tox	Oxide thickness
ld	Lateral diffusion
u0	Surface mobility
uo	Surface mobility
fc	Forward bias jct. fit parm.
nsub	Substrate doping
tpg	Gate type
nss	Surface state density
delta	Width effect on threshold
uexp	Crit. field exp for mob. deg.
ucrit	Crit. field for mob. degradation
vmax	Maximum carrier drift velocity
xj	Junction depth
neff	Total channel charge coeff.
nfs	Fast surface state density
tnom	Parameter measurement temperature

kf	Flicker noise coefficient
af	Flicker noise exponent
Mos2 - model parameters (output-only)	
type	N-channel or P-channel MOS

### 10.18 Mos3: Level 3 MOSFET model with Meyer capacitance model

Mos3 - instance parameters (input-only)	
off	Device initially off
Mos3 - instance parameters (input-output)	
l	Length
w	Width
ad	Drain area
as	Source area
m	Multiplier
pd	Drain perimeter
ps	Source perimeter
nrd	Drain squares
nrs	Source squares
icvds	Initial D-S voltage
icvgs	Initial G-S voltage
icvbs	Initial B-S voltage
ic	Vector of D-S, G-S, B-S voltages
temp	Instance operating temperature
Mos3 - instance parameters (output-only)	
id	Drain current
cd	Drain current
ibd	B-D junction current
ibs	B-S junction current
is	Source current
ig	Gate current
ib	Bulk current
vgs	Gate-Source voltage

vds	Drain-Source voltage
vbs	Bulk-Source voltage
vbd	Bulk-Drain voltage
dnode	Number of drain node
gnode	Number of gate node
snode	Number of source node
bnode	Number of bulk node
dnodeprime	Number of internal drain node
snodeprime	Number of internal source node
von	Turn-on voltage
vdsat	Saturation drain voltage
sourcevcrit	Critical source voltage
drainvcrit	Critical drain voltage
rs	Source resistance
sourceconductance	Source conductance
rd	Drain resistance
drainconductance	Drain conductance
gm	Transconductance
gds	Drain-Source conductance
gmb	Bulk-Source transconductance
gmbs	Bulk-Source transconductance
gbd	Bulk-Drain conductance
gbs	Bulk-Source conductance
cbd	Bulk-Drain capacitance
cbs	Bulk-Source capacitance
cgs	Gate-Source capacitance
cgd	Gate-Drain capacitance
cgb	Gate-Bulk capacitance
cqgs	Capacitance due to gate-source charge storage
cqgd	Capacitance due to gate-drain charge storage
cqgb	Capacitance due to gate-bulk charge storage
cqbd	Capacitance due to bulk-drain charge storage
cqbs	Capacitance due to bulk-source charge storage
cbd0	Zero-Bias B-D junction capacitance
cbdsw0	Zero-Bias B-D sidewall capacitance
cbs0	Zero-Bias B-S junction capacitance

cbssw0	Zero-Bias B-S sidewall capacitance
qbs	Bulk-Source charge storage
qgs	Gate-Source charge storage
qgd	Gate-Drain charge storage
qgb	Gate-Bulk charge storage
qbd	Bulk-Drain charge storage
p	Instantaneous power
Mos3 - model parameters (input-only)	
nmos	N type MOSFET model
pmos	P type MOSFET model
Mos3 - model parameters (input-output)	
vto	Threshold voltage
vt0	Threshold voltage
kp	Transconductance parameter
gamma	Bulk threshold parameter
phi	Surface potential
rd	Drain ohmic resistance
rs	Source ohmic resistance
cbd	B-D junction capacitance
cbs	B-S junction capacitance
is	Bulk junction sat. current
pb	Bulk junction potential
cgso	Gate-source overlap cap.
cgdo	Gate-drain overlap cap.
cgbo	Gate-bulk overlap cap.
rsh	Sheet resistance
cj	Bottom junction cap per area
mj	Bottom grading coefficient
cjsw	Side junction cap per area
mjsw	Side grading coefficient
js	Bulk jct. sat. current density
tox	Oxide thickness
ld	Lateral diffusion
u0	Surface mobility

uo	Surface mobility
fc	Forward bias jct. fit parm.
nsub	Substrate doping
tpg	Gate type
nss	Surface state density
vmax	Maximum carrier drift velocity
xj	Junction depth
nfs	Fast surface state density
xd	Depletion layer width
alpha	Alpha
eta	Vds dependence of threshold voltage
delta	Width effect on threshold
input_delta	(null)
theta	Vgs dependence on mobility
kappa	Kappa
tnom	Parameter measurement temperature
kf	Flicker noise coefficient
af	Flicker noise exponent
Mos3 - model parameters (output-only)	
type	N-channel or P-channel MOS

### 10.19 Mos6: Level 6 MOSFET model with Meyer capacitance model

Mos6 - instance parameters (input-only)	
off	Device initially off
ic	Vector of D-S, G-S, B-S voltages
Mos6 - instance parameters (input-output)	
l	Length
w	Width
ad	Drain area
as	Source area
m	Multiplier
pd	Drain perimeter
ps	Source perimeter

nrd	Drain squares
nrs	Source squares
icvds	Initial D-S voltage
icvgs	Initial G-S voltage
icvbs	Initial B-S voltage
temp	Instance temperature
Mos6 - instance parameters (output-only)	
id	Drain current
cd	Drain current
is	Source current
ig	Gate current
ib	Bulk current
ibs	B-S junction capacitance
ibd	B-D junction capacitance
vgs	Gate-Source voltage
vds	Drain-Source voltage
vbs	Bulk-Source voltage
vbd	Bulk-Drain voltage
dnode	Number of the drain node
gnode	Number of the gate node
snode	Number of the source node
bnode	Number of the node
dnodeprime	Number of int. drain node
snodeprime	Number of int. source node
rs	Source resistance
sourceconductance	Source conductance
rd	Drain resistance
drainconductance	Drain conductance
von	Turn-on voltage
vdsat	Saturation drain voltage
sourcevcrit	Critical source voltage
drainvcrit	Critical drain voltage
gmbs	Bulk-Source transconductance
gm	Transconductance
gds	Drain-Source conductance

gbd	Bulk-Drain conductance
gbs	Bulk-Source conductance
egs	Gate-Source capacitance
egd	Gate-Drain capacitance
cgb	Gate-Bulk capacitance
cbd	Bulk-Drain capacitance
cbs	Bulk-Source capacitance
cbd0	Zero-Bias B-D junction capacitance
cbds0	
cbs0	Zero-Bias B-S junction capacitance
cbss0	
cqgs	Capacitance due to gate-source charge storage
cqgd	Capacitance due to gate-drain charge storage
cqgb	Capacitance due to gate-bulk charge storage
cqbd	Capacitance due to bulk-drain charge storage
cqbs	Capacitance due to bulk-source charge storage
qgs	Gate-Source charge storage
qgd	Gate-Drain charge storage
qgb	Gate-Bulk charge storage
qbd	Bulk-Drain charge storage
qbs	Bulk-Source charge storage
p	Instantaneous power
Mos6 - model parameters (input-only)	
nmos	N type MOSFET model
pmos	P type MOSFET model
Mos6 - model parameters (input-output)	
vto	Threshold voltage
vt0	Threshold voltage
kv	Saturation voltage factor
nv	Saturation voltage coeff.
kc	Saturation current factor
nc	Saturation current coeff.
nvth	Threshold voltage coeff.
ps	Sat. current modification par.



gamma	Bulk threshold parameter
gamma1	Bulk threshold parameter 1
sigma	Static feedback effect par.
phi	Surface potential
lambda	Channel length modulation param.
lambda0	Channel length modulation param. 0
lambda1	Channel length modulation param. 1
rd	Drain ohmic resistance
rs	Source ohmic resistance
cbd	B-D junction capacitance
cbs	B-S junction capacitance
is	Bulk junction sat. current
pb	Bulk junction potential
cgso	Gate-source overlap cap.
cgdo	Gate-drain overlap cap.
cgbo	Gate-bulk overlap cap.
rsh	Sheet resistance
cj	Bottom junction cap per area
mj	Bottom grading coefficient
cjsw	Side junction cap per area
mjsw	Side grading coefficient
js	Bulk jct. sat. current density
ld	Lateral diffusion
tox	Oxide thickness
u0	Surface mobility
uo	Surface mobility
fc	Forward bias jct. fit parm.
tpg	Gate type
nsub	Substrate doping
nss	Surface state density
tnom	Parameter measurement temperature
Mos6 - model parameters (output-only)	
type	N-channel or P-channel MOS

## 10.20 Resistor: Simple resistor

Resistor - instance parameters (input-output)	
resistance	Resistance
temp	Instance operating temperature
l	Length
w	Width
Resistor - instance parameters (output-only)	
i	Current
p	Power
Resistor - model parameters (input-only)	
r	Device is a resistor model
Resistor - model parameters (input-output)	
rsh	Sheet resistance
narrow	Narrowing of resistor
tc1	First order temp. coefficient
tc2	Second order temp. coefficient
defw	Default device width
tnom	Parameter measurement temperature

## 10.21 Switch: Ideal voltage controlled switch

Switch - instance parameters (input-only)	
on	Switch initially closed
off	Switch initially open
Switch - instance parameters (input-output)	
pos_node	Positive node of switch
neg_node	Negative node of switch
Switch - instance parameters (output-only)	
cont_p_node	Positive contr. node of switch

cont_n_node	Positive contr. node of switch
i	Switch current
p	Switch power
Switch - model parameters (input-output)	
sw	Switch model
vt	Threshold voltage
vh	Hysteresis voltage
ron	Resistance when closed
roff	Resistance when open
Switch - model parameters (output-only)	
gon	Conductance when closed
goff	Conductance when open

## 10.22 Tranline: Lossless transmission line

Tranline - instance parameters (input-only)	
ic	Initial condition vector: v1,i1,v2,i2
Tranline - instance parameters (input-output)	
z0	Characteristic impedance
zo	Characteristic impedance
f	Frequency
td	Transmission delay
nl	Normalized length at frequency given
v1	Initial voltage at end 1
v2	Initial voltage at end 2
i1	Initial current at end 1
i2	Initial current at end 2
Tranline - instance parameters (output-only)	
rel	Rel. rate of change of deriv. for bkpt
abs	Abs. rate of change of deriv. for bkpt
pos_node1	Positive node of end 1 of t. line

neg_node1	Negative node of end 1 of t. line
pos_node2	Positive node of end 2 of t. line
neg_node2	Negative node of end 2 of t. line
delays	Delayed values of excitation

### 10.23 VCCS: Voltage controlled current source

VCCS - instance parameters (input-output)	
gain	Transconductance of source (gain)
VCCS - instance parameters (output-only)	
pos_node	Positive node of source
neg_node	Negative node of source
cont_p_node	Positive node of contr. source
cont_n_node	Negative node of contr. source
i	Output current
v	Voltage across output
p	Power

### 10.24 VCVS: Voltage controlled voltage source

VCVS - instance parameters (input-only)	
ic	Initial condition of controlling source
VCVS - instance parameters (input-output)	
gain	Voltage gain
VCVS - instance parameters (output-only)	
pos_node	Positive node of source
neg_node	Negative node of source
cont_p_node	Positive node of contr. source
cont_n_node	Negative node of contr. source
i	Output current
v	Output voltage
p	Power

## 10.25 Vsource: Independent voltage source

Vsource - instance parameters (input-only)	
pulse	Pulse description (vector)
sine	Sinusoidal source description (vector)
sin	Sinusoidal source description (vector)
exp	Exponential source description (vector)
pwl	Piecewise linear description (vector)
sffm	Single freq. FM description
ac	AC magnitude, phase vector
distof1	f1 input for distortion
distof2	f2 input for distortion
Vsource - instance parameters (input-output)	
dc	D.C. source value
acmag	A.C. Magnitude
acphase	A.C. Phase
Vsource - instance parameters (output-only)	
pos_node	Positive node of source
neg_node	Negative node of source
function	Function of the source
order	Order of the source function
coeffs	Coefficients for the function
acreal	AC real part
acimag	AC imaginary part
i	Voltage source current
p	Instantaneous power

# Index

## - M -

magnetic core 36

## - S -

saturating magnetic core 36

## - V -

VDMOS model 75

---

Endnotes 2... (after index)

Back Cover