

Qspice - General Reference Guide by KSKelvin

KSKelvin Kelvin Leung

Created on 8-4-2023
Last update on 8-9-2024

QSPICE

- QSPICE
 - Arthor : Mike Engelhardt
 - Download : <https://www.qorvo.com/design-hub/design-tools/interactive/qspice>
- Topic Included in this guideline
 - Shortcut Key
 - Hierarchical and Sub-circuit
 - Waveform Viewer
 - Simulation Technique




Part 1 Shortcut Key

Functions		Operators grouped in reverse order of precedence of evaluation	
Name	Description	Operand	Description
abs(x)	$ x $ Absolute value of x	&	Boolean AND
acos(x)	$\cos^{-1} x$ Arc cosine of x		Boolean OR
acosh(x)	Synonym for acosh()	>	True if expression on the left is greater than the expression on the right.
acosh(x)	Synonym for acosh()	<	True if expression on the left is less than the expression on the right.
asin(x)	$\sin^{-1} x$ Arc sine of x	>=	True if expression on the left is greater than or equal to the expression on the right.
asinh(x)	Arc hyperbolic sine	<=	True if expression on the left is less than or equal to the expression on the right.
atan(x)	Arc tangent of x	+	Addition
atanh(x)	Arc tangent of x	-	Subtraction
atanh(x)	Arc tangent of x	*	Multiplication
atanh(x)	Arc tangent of x	/	Division
atanh(x)	Arc tangent of x	** / ^	Raise left hand side to power of right hand side. Same as "**".
atanh(x)	Arc tangent of x	!	Boolean not the following expression.

- Available Function in B source not listed**
- Trunc(x) ; floor(x) ; int(x) : rounded down integer
 - Rint(x) ; round(x) : rounded to nearest integer
 - Ceil(x) : rounded up integer
 - Ustep(x) : x > 0 ? 1 : 0
 - Uramp(x) : x > 0 ? x : 0


Ctrl-Shift-V : Paste Netlist as Graphical Symbols on Schematic ALT-Mousewheel – Delimited numbers

```
* C:\QspiceKSKelvin\01 t
V1 N01 0 1
R1 N01 N02 1K
R2 N02 0 1K
C1 N02 0 1µ
.end
```




```
V1 N01 0 1
R1 N01 N02 1K
R2 N02 0 1K
C1 N02 0 1µ
```

- ALT-Mousewheel
 - Delimited numbers in schematic or netlist
 - Highlight number by selecting its (double click in schematic), key pressing ALT and rotate mousewheel



Hide Symbol Pins


- Hide Symbol Pins
 - If you directly type a net name into the Net field, the corresponding pin in the symbol will be set to invisible and connected to that net name
 - This allows users to simplify the outlook of the schematic



Drag a Symbol into Schematic (Two Methods)


Method 1 : Drag from File Explorer

- [1] Open the symbol folder using File Explorer
- [2] Drag the symbol files (.qsym) into the schematic



Method 2 : Drag from Symbol & IP Browser

- [1] Go to View > Symbol & IP Browser [or use the shortcut F2].
- [2] Select the folder containing the symbol files (.qsym).
- [3] If a folder with .qsym files is selected, a new tree path will be displayed.
- [4] Drag the symbol from the Symbol & IP Browser into the schematic.



kskelvin.net





10

Part 2 Hierarchical and Sub-circuit

Hierarchical and Sub-circuit : Comparison

Qspice : parent - hierarchical and subckt.qsch | +RdividerH.qsch

- Hierarchical and Sub-circuit
 - They are similar and both support by .qsym symbol, but two different concepts
- Hierarchical
 - Call a child schematic (.qsch) for simulation
 - Circuit in child schematic (.qsch)
 - Waveform viewer can probe simulation result in daughter schematic
- Sub-circuit (.subckt)
 - Call a sub-circuit (.subckt) for simulation
 - Circuit in .subckt model
 - Waveform viewer cannot probe simulation result in subckt
 - Result is calculated and stored, just not able to directly probe it.
 - In Qspice, .subckt syntax can embed into .qsym in library file properties (i.e. can share a single .qsym file for simulation)




kskelvin.net

12

Hierarchical and Sub-circuit : Comparison

Qspice : parent - hierarchical and subckt (dual hierarchical/subckt).qsch


- Hierarchical and Sub-circuit
 - In netlist, both Hierarchical and Sub-circuit call .subckt syntax
 - Hierarchical
 - Child schematic is a .subckt in Parent netlist
 - Symbol calls this child schematic name
 - Sub-circuit (.subckt)
 - Each symbol calls an individual .subckt by naming its by add prefix as Xnnn.<subckt name>



```
* C:\QspiceKSKelvin\01 User Guide and Script\02
V1 N01 0 1
X1 N01 0 H1 +RdividerH
X2 N01 0 H2 +RdividerH

.subckt +RdividerH + - m
R1 + m 1K
R2 m - 1K
.ends +RdividerH } .subckt for X1 and X2
                    } <child schematic name>

.tran 1
.end
```





```
* C:\QspiceKSKelvin\01 User Guide and Script\02
V1 N01 0 1
.subckt X1+RdividerSUB + - m
R1 + m 1K
R2 m - 1K
.ends +Rdivider
X1 N01 0 H1 X1+RdividerSUB } .subckt for X1
.subckt X2+RdividerSUB + - m } X1.<subckt name>
R1 + m 1K
R2 m - 1K
.ends +Rdivider
X2 N01 0 S1 X2+RdividerSUB } .subckt for X2
                    } X2.<subckt name>

.tran 1
.end
```

Hierarchical and Sub-circuit : Parameter Passing

Qspice : parent-PassParamHierarchical.qsch | +VdividerH1.qsch





- Parameter Passing
 - Hierarchical and Sub-circuit works in same way
 - As default, .subckt or child schematic load its .param
 - In parent schematic, if string attribute in symbol contains parameters, they will override .param within .subckt or child schematic



Parameter Passing with Global .param from parent

Qspice : parent-PassGlobalParam.qsch | +VdividerH1.qsch | +VdividerH2.qsch


- .param from Parent
 - Global .param passing from parent into a child schematic depends whether this child schematic has the parameter defined
 - If no such parameter is defined in child schematic, global .param override
 - If parameter is defined in child, global .param is ignored. Only string attribute in symbol has ability to override child schematic defined parameter



Three Way to Define Default Parameters in .subckt

Qspice : parent-PassParamSubckt.qsch | +VdividerS.txt

- Three Way to Define Default Parameters in .subckt



```
.subckt +VdividerS1 + - m
R1 + m RT*(1-ratio)
R2 m - RT*ratio
.param RT=10K
.param ratio=0.5
.ends +VdividerS1
```

```
.subckt +VdividerS2 + - m params: RT=10K ratio=0.5
R1 + m RT*(1-ratio)
R2 m - RT*ratio
.ends +VdividerS2
```

```
.subckt +VdividerS3 + - m RT=10K ratio=0.5
R1 + m RT*(1-ratio)
R2 m - RT*ratio
.ends +VdividerS3
```

For this version, if removes .param lines, param can be added in symbol in string attribute
Right Click on symbol > Add New Attribute


Three Type of Sub-Circuit (.subckt) Symbol (.qsym)

Qspice : parent - 3 type subckt symbol.qsch

Embedded SUBCKT
[Easy to share, just one .qsym]

Link to Library
[Recommend for complex .subckt]

No Embed or Link
[For universal symbol]



```
subckt_library.bt
1 |.subckt +RdividerH2 + - m
2 |R1 + m 1K
3 |R2 m - 2K
4 |.ends +RdividerH2
5
6 |.subckt +RdividerH3 + - m
7 |R1 + m 1K
8 |R2 m - 3K
9 |.ends +RdividerH3
```

Hierarchical and Sub-circuit Sub-Topics


- Part 2A : Hierarchical Block
 - Create hierarchical block from child to parent or parent to child schematic
 - Create symbol for hierarchical block
 - Get .subckt from hierarchical block to convert into an embedded subckt symbol
- Part 2B : Symbol for Subckt [Embedded Subckt]
- Part 2C : Symbol for Subckt [Link to Library]
- Part 2D : Convert MOSFET M to subckt Symbol
 - Demonstrate how to convert a MOSFET M symbol into subckt to save effort in creating a MOSFET symbol for .subckt MOSFET model from 3rd party vendor
- Part 2E : Bus and Hierarchical Block

Part 2A Hierarchical Block

Hierarchical Block : From Child to Parent

Qspice : filter_circuit.qsch | filter_circuit_app.qsch

- [1] Create a child schematic (.qsch) with circuit and net label
- [2] Right click on net label and select "This is a Port"




Method #1

- [3] Create a new schematic which will call to use hierarchical
- [4] Edit → Draw Hierarchical Entry

Method #2

- [3] In child schematic, Right click > Open Parent Schematic
This will automatically create a parent schematic contains hierarchical symbol, with all Port automatically created




kskelvin.net

20


Hierarchical Block : From Child to Parent

Qspice : filter_circuit.qsch | filter_circuit_app.qsch

- [5] Change component text (1st attribute) to match child schematic name
- [6] Right click hierarchy component and "Add Port"
- [7] Name ports as port name defined in child schematic
- [8] Right click hierarchy component and "Enter Schematic" should open child schematic



A completed example





kskelvin.net

21

Hierarchical Block : From Parent to Child

- [1] Right click > Draw Hierarchical Entry
- [2] Rename component text (1st attribute) to child schematic name
** Child schematic will be created later
- [3] Right click within Hierarchical Block > Add Port
- [4] Right click > Enter Schematic, it will create a child .qsch

[5] Create circuit in child schematic





Hierarchical Block : Create Symbol (.qsym) for Hierarchical Qspice : parent_Rdivider.qsch | +Rdivider.qsym

- [1] In a parent schematic which contains a hierarchical block
- [2] Hold Shift, draw a selection box to select Hierarchical
- [3] Press Ctrl-C to copy
- [4] File > New > New Symbol
- [5] In New Symbol window, Press Ctrl-V to paste
- [6] A symbol for a hierarchical block has been created, and now you have the option to edit this symbol. However, please keep in mind that the "Symbol Type" field must be left blank for a hierarchical symbol

- [7] Save this symbol (.qsym) in the same directory as the hierarchical schematic (.qsch)


How to use .qsym with .qsch

- [8] To place this symbol in the schematic window, drag it from the File Explorer and drop it into the schematic window




Create Hierarchical Symbol (.qsym) for Hierarchical : Method #1 Qspice : RC_sch.qsym ; RC_sch.qsch

- [1] Draw a schematic
This example has
 - Two ports : in and out



- [2] Create a symbol
 - Pin name needs to match schematic ports (order not important)
 - Use Text to assign
 - Name : X1
 - 1st attribute : [schematic name]
 - **Symbol Type : Blank (nothing)**
 - Don't assign a X (X for subckt), hierarchical entry no symbol type



Remark : Major Different for Symbol to call schematic (hierarchical entry) and subckt

- To call schematic (hierarchical entry)
 - Symbol Type : Blank
 - Name : X1
 - 1st attribute : schematic name
- To call subckt
 - Symbol Type : X
 - Name : X1
 - 1st attribute : subckt name

Create Hierarchical Symbol (.qsym) for Hierarchical : Method #2

Qspice : RC_sch.qsym ; RC_sch.qsch


[1] Draw a schematic

This example has


- Two ports : **in** and **out**
- Right click these nets and select "This is a port" (only these ports will auto generate hierarchical entry)

[2] Right Click > Open Parent Schematic

It will ask to automatically generate a parent schematic




[3] Copy hierarchical block in parent with Ctrl-C



[4] File > New > New Symbol, paste with Ctrl-V

**** Symbol Type : Blank (nothing)**

- Don't assign a X (X for subckt), hierarchical no symbol type. If you re-open a hierarchical symbol, please pay attention in here as it may auto assign an X into Symbol Type



[5] Save as a .qsym symbol

Remark :

Major Different for Symbol to call schematic (hierarchical entry) and subckt

- To call schematic (hierarchical)
 - Symbol Type : Blank
 - Name : X1
 - 1st attribute : schematic name
- To call subckt
 - Symbol Type : X
 - Name : X1
 - 1st attribute : subckt name

Qspice HELP Reference

Help > Schematic Capture > Schematic Hierarchy


Create Subckt Symbol (.qsym) from Hierarchical Circuit (.qsch)

[Step 1 to 4]


[1] In hierarchical schematic

Right Click > Open Parent Schematic

It will generate a .qsch with prefix Parent.




[2] In Parent Schematic, verify/change Pin Order if a particular pin name order you need for .subckt



[3] Right Click on Hierarchical Symbol, select Netlist Subcircuit

[4] select all and copy .subckt netlist with Ctrl-C





Create Subckt Symbol (.qsym) from Hierarchical Circuit (.qsch)

[Step 5 to 6]

[5] Ctrl-V to paste the text into a schematic (or a blank symbol) to invoke the 3rd party import routine


[6] A subckt symbol is generated with embedded .subckt which contain the circuitry that you can use in any schematic in any directory



Part 2B Symbol for Subckt [Embedded Subckt]


Symbol for Subckt [Embedded Subckt]

- [1] Assume user has a sub-circuit .subckt in text format library file
- [2] Use a text editor to open library file, copy text for sub-circuit
- [3] In Qspice schematic, paste the text (Ctrl-V)



** If sub-circuit consist of other .subckt,
click this block to include entire file

- [4] Rename pins by referring to description in model file
(this is optional step)




kskelvin.net


29

Symbol for Subckt [Embedded Subckt]

- [5] File > New > New Symbol to open a Symbol Window
- [6] In schematic, Ctrl-C to copy Component X1
- [7] Goto Symbol Window, Ctrl-V to paste component



- [8] Delete the box, rearrange pins location, and draw the symbol
- [9] Save into a .qsym symbol format





kskelvin.net

30

Symbol for Subckt [Embedded Subckt]

- [10] In Schematic, Symbol & IP Browser, Right Click to "Add a symbol directory"
- [11] Drag created component to schematic
- [12] ** text library is no longer required as .subckt is integrated into symbol
(You can also directly drag a .qsym symbol file from window explorer to schematic)

A completed example





kskelvin.net

31

Symbol for Subckt [Embedded Subckt] : Label with Text Qspice : irf530 with text.qsym

- Text can be used in label
 - For example, instead of changing net name, you can
 - Right click > Text
 - Right click on text > Select "Comment"
 - Text not comment will become valid item in netlist
 - Can change font size and color
 - Be careful 1st attribute is device name (e.g. IRF530 in example), and doesn't comment it




kskelvin.net

32


** Procedure to Create embedded SUBCKT symbol from Hierarchy : Method #1 Qspice : RC_sch.qsch

- [1] Draw a schematic (hierarchy)
This example has

- Two ports : in and out
(for subckt I/O port, right click net name, set "This is a Port")
- Two input params : R and Fcutoff
(comment input parameter, we will add it from symbol later)
- One calculated parameter : C



- [2] Right click on schematic > Open Parent Schematic
- this will auto generate a Parent hierarchical block
- [3] In .suckt netlist, Ctrl-A to select all and Ctrl-C to copy
- [4] Return to schematic, Ctrl-V to paste netlist and auto generate a symbol
- this is a symbol with embedded .subckt
- [5] Click on this symbol, Ctrl-C to copy it
- [6] File > New > New Symbol , Ctrl-V to paste symbol in Symbol Viewer




kskelvin.net

33

** Procedure to Create embedded SUBCKT symbol from Hierarchy : Method #1

Qspice : RC_sch.qsch

[7] In Symbol Viewer, re-arrange symbol layout as you want
 [8] To add input parameter R and Fcutoff, type "T" to enter new attribute. In this example, two attributes are added, and with arrow brackets <>. This syntax allows only to change value when this symbol is called



[9] Now, you can use this symbol for simulation



Technique if hierarchy circuit needs update

It is not requires to re-draw the symbol. When hierarchy is updated, re-preform step [1] to [4]. Right click new auto generated symbol to show symbol properties. Click on .subckt in library file, Ctrl-A to select all, Ctrl-C to copy it. Open symbol .qsym, replace Library File with this new embedded .subckt line.

** Procedure to Create embedded SUBCKT symbol from Hierarchy : Method #2


Qspice : RC_Params.qsym | RC_sch.qsch

**** This method was used before Qspice new feature added, for reference ONLY**

[1] Draw a schematic (hierarchy)


This example has

- Two ports : in and out
- Two input params : R and Fcutoff
- One calculated parameter : C



```
.param R=1K
.param Fcutoff=1K
fc = 1/2/pi/R/C
.param C=1/2/pi/R/Fcutoff
```

[2] View > Netlist, copy this netlist



Subcircuit Definition

Syntax: .subckt NAME N1 N2 N3 ...
 ...
 ...
 .ends NAME


[3 : Method#1] Convert netlist to subckt

- First line add .subckt
- RC is NAME of subckt determined by user
- Follow with ports (net) : in out
- Follow with params : R=1K Fcutoff=1K
- Remove .param R=1K and .param Fcutoff=1K
- Last line add .ends RC

This is the finished version

```
.subckt RC in out params: R=1K Fcutoff=1K
R1 in out R
C1 out 0 C
.param C=1/2/pi/R/Fcutoff
.ends RC
```

Copy and paste .subckt script to schematic, then follow standard symbol creation procedure for embedded SUBCKT symbol creation



** Procedure to Create embedded SUBCKT symbol from Hierarchy : Method #2

Qspice : RC_noParams.qsym

[3 : Method#2] Convert netlist to subckt

- First line add .subckt
- RC is NAME of subckt determined by user
- Follow with ports (net) : in out
- Remove .param R=1K and .param Fcutoff=1K
- Last line add .ends RC


This is the finished version

```
.subckt RC in out
R1 in out R
C1 out 0 C
.param C=1/2/pi/R/Fcutoff
.ends RC
```

Copy and paste .subckt script to schematic, then follow standard symbol creation procedure for embedded SUBCKT symbol creation


[4 : Method#2] Add input param into symbol

- Two input params : R=1K and Fcutoff=1K
- Type T or Right Click > Text, input
 - R=1K
 - Fcutoff=1K
- This will create 2nd and 3rd attribute in String Attributes, where you can select to visible or not in symbol



Autogenerate Symbol Pin Assignment

Qspice : Autogenerate Symbol Pin Assignment.qsch



```
.subckt Block01 1
.ends Block01

.subckt Block02 1 2
.ends Block02

.subckt Block03 1 2 3
.ends Block03

.subckt Block04 1 2 3 4
.ends Block04

.subckt Block05 1 2 3 4 5
.ends Block05

.subckt Block06 1 2 3 4 5 6
.ends Block06

.subckt Block07 1 2 3 4 5 6 7
.ends Block07

.subckt Block08 1 2 3 4 5 6 7 8
.ends Block08



.subckt Block14 1 2 3 4 5 6 7 8 9 10 11 12 13 14
.ends Block14
```

Part 2C Symbol for Subckt [Link to Library]

Symbol for Subckt [Create Symbol and Link to Library]

Example to create subckt symbol for irf530

- [1] File → New → New Symbol
- [2] Right Click → Pin (to add 3 pins with order D, G, S)
- [3] Right Click at center of Pin to review PinOrder and PinLabel





```
irf530.lib x
1 *Feb 16, 2010
2 *Doc. ID: 90181, Rev. A
3 *File Name: part irf530_PS.txt and part irf
4 *This document is intended as a SPICE model
5 *constitute a commercial product data sheet
6 *appropriate data sheet of the same number
7 *limits.
8 .SUBCKT irf530 1 2 3
9 *****
10 * Model Generated by MODPEX *
11 *Copyright(c) Symmetry Design Systems*
12 * All Rights Reserved *
13 * UNPUBLISHED LICENSED SOFTWARE *
14 * Contains Proprietary Information *
15 * Which is The Property of *
16 * SYMMETRY OR ITS LICENSORS *
17 *Commercial Use or Resale Restricted *
18 * by Symmetry License Agreement *
19 *****
20 * Model generated on Apr 24, 96
21 * Model format: SPICE3
22 * Symmetry POWER MOS Model (Version 1.0)
23 * External Node Designations
24 * Node 1 -> Drain
25 * Node 2 -> Gate
26 * Node 3 -> Source
27 M1 9 7 8 8 MM L=100u W=100u
28 * Default values used in MM:
```


Symbol for Subckt [Create Symbol and Link to Library]

- [4] Draw a box for outline
- [5] Put an "X" in Symbol Type in Symbol Properties
- [6] Right Click → Text → Put an "X"



- [7] To justify Pin label, double click center of Pin
- [8] Click red dot other than its centered justification
- [9] Save symbol file as .qsym



Symbol for Subckt [Create Symbol and Link to Library]

- [10] In Schematic, Symbol & IP Browser, Right Click to "Add a symbol directory"
- [11] Drag created component to schematic



- [12] Right Click on symbol, "Add New Attribute" as irf530
 - [13] In Symbol Properties, add "Library File" as irf530.lib
- ** library file is required to be put in schematic directory



Part 2D
Convert MOSFET M to
subckt Symbol

Convert MOSFET M to subckt Symbol

Qspice : Call Lib from M.qsch



Symbol Properties

Application		
Symbol Type	X	
Description	N-Channel MOSF...	
Allow Shorted	False	
Library File	irf530.lib	
String Attributes		
Text Order Invis.	Content	
Name	X1	
1st attribute	irf530	
Pin Nets		
Pin Name	Invis.	Net
D		drain
G		gate
S		GND

It is possible to convert MOSFET symbol M into a sub-circuit symbol by

1. Change Symbol Type from MN to X
2. Library File as subckt library file
3. 1st attribute as subckt name
4. [Optional] Change Symbol Name to X?



Pin Order in Symbol MN and MP

Pin Order for Symbol MN (NMOS)

Application		
Basics		
Symbol Type	MN	
Description	N-Channel MOSF...	
Allow Shorted ...	False	
Library File	NMOS.txt	
String Attributes		
Text Order Invis.	Content	
Name	M1	
1st attribute	NMOS	
Pin Nets		
Pin Name	Invis.	Net
D		1
G		2
S		3

Pin Order for Symbol MP (PMOS)

Application		
Basics		
Symbol Type	MP	
Description	P-Channel MOSF...	
Allow Shorted ...	False	
Library File	PMOS.txt	
String Attributes		
Text Order Invis.	Content	
Name	M2	
1st attribute	PMOS	
Pin Nets		
Pin Name	Invis.	Net
D		1
G		2
S		3

Part 2E
Bus and Hierarchical
Block

Bus and Hierarchical Block

- Bus and Hierarchical Block
 - With Bus, data is defined as Data[n:m]
 - In Qspice, this net name format create a series of net names from Data[n] to Data[m]
 - If $n < m$, net name are Data[n], Data[n+1], Data[n+2], ... , Data[m]
 - If $n > m$, net name are Data[n], Data[n-1], Data[n-2], ... , Data[m]
 - For hierarchical block, subckt bus net names are assigned according to index sequence
 - To use data bus, it is recommending bus, hierarchical block and subckt with same data bus index, which can prevent unexpected behavior in net assignment

Bus and Hierarchical Block

Qspice : Parent-BUS.qsch / BUS_Hierarchical.qsch / bus_dll.cpp

[1] BUS is equivalent to create multiple net names with []
A[n:m] creates A[n], A[n+1], ... A[m]

```
* C:\Qspice\KSKelvin\01 User Guide and Script\01 Qspice Reference
ØX1 <in'uis' <A[0]'b A[1]'b A[2]'b A[3]'b> <> BUS_DLL
V1 in 0 pwl 0 0 1 15
X2 A[0] A[1] A[2] A[3] o0 o1 o2 o3 BUS_Hierarchical

.subckt BUS_Hierarchical d[0] d[1] d[2] d[3] o0 o1 o2 o3
V1 d[0] o0 0
V2 d[1] o1 0
V3 d[2] o2 0
V4 d[3] o3 0
.ends BUS_Hierarchical

.tran 1
.plot V(o0) V(o1)+1.1 V(o2)+2.2 V(o3)+3.3
.plot V(A[0]) V(A[1])+1.1 V(A[2])+2.2 V(A[3])+3.3
.plot V(in)
.end
```

[2] Subckt X1, hierarchical X2 are all feed in same name and order

Bus and Hierarchical Block : Change BUS name order

Qspice : Parent-BUS.qsch / BUS_Hierarchical.qsch / bus_dll.cpp

[1] Reverse BUS index is equivalent to create multiple net names with []
A[m:n] creates A[m], A[m-1], ... A[n]

```
* C:\Qspice\KSKelvin\01 User Guide and Script\01 Qspice Reference
ØX1 <in'uis' <A[3]'b A[2]'b A[1]'b A[0]'b> <> BUS_DLL
V1 in 0 pwl 0 0 1 15
X2 A[3] A[2] A[1] A[0] o0 o1 o2 o3 BUS_Hierarchical


.subckt BUS_Hierarchical d[0] d[1] d[2] d[3] o0 o1 o2 o3
V1 d[0] o0 0
V2 d[1] o1 0
V3 d[2] o2 0
V4 d[3] o3 0
.ends BUS_Hierarchical

.tran 1
.plot V(o0) V(o1)+1.1 V(o2)+2.2 V(o3)+3.3
.plot V(A[0]) V(A[1])+1.1 V(A[2])+2.2 V(A[3])+3.3
.plot V(in)
.end
```

[2] Subckt X1-d[0] is connected to A[3]
[3] This order is feed into hierarchical block X2, e.g. A[3] is feed into X2-d[0]

Bus and Hierarchical Block : Change Hierarchical net label order

Qspice : Parent-BUS.qsch / BUS_Hierarchical.qsch / bus_dll.cpp





```
* C:\Qspice\KSKelvin\01 User Guide and Script\01 Qspice Reference (
@+X1 «in'ui» «A[0]'b A[1]'b A[2]'b A[3]'b» «» BUS_DLL
V1 in 0 pwl 0 0 1 15
X2 A[0] A[1] A[2] A[3] o0 o1 o2 o3 BUS_Hierarchical

.subckt BUS_Hierarchical d[3] d[2] d[1] d[0] o0 o1 o2 o3
V1 d[0] o0 0
V2 d[1] o1 0
V3 d[2] o2 0
V4 d[3] o3 0
.ends BUS_Hierarchical

.tran 1
.plot V(o0) V(o1)+1.1 V(o2)+2.2 V(o3)+3.3
.plot V(A[0]) V(A[1])+1.1 V(A[2])+2.2 V(A[3])+3.3
.plot V(in)
.end
```

[2] Hierarchical block X2 name is reversed, but Hierarchical / Subckt net assignment is based on order, therefore, A[0] is feed to hierarchical subckt d[3] in this case



kskelvin.net

49



Part 2F Device with .model

Device with .model

Qspice : Diode - .model and embedded .model.qsch

- Device with .model
 - .model can be added with a text in schematic
 - For embedded .model, the symbol "|" need to be added at beginning of .model in Symbol Properties > Library File
 - Without symbol "|", .lib will be used in netlist to look for a library file name in this field

Diode with Embedded .model
In Symbol Properties
Library File : Add .model with | at beginning

Netlist

```
V1 N01 0 0
.model D2+DmdlEmb D Vfwd=0 Vrev=5 Ron=1m Roff=10e6
D2 N01 0 D2+DmdlEmb
D1 N01 0 Dmdl
.dc V1 -6 1 0.01
.plot I(D2)
.plot I(D1)
.model Dmdl D Vfwd=0 Vrev=5 Ron=1m Roff=10e6
.lib C:\PROGRA~1\QSPICE\Diode.txt
.end
```


kskelvin.net

51

Schematic Viewer


Selection Guide for Qspice symbols and library files

1. Assume user has a user-supplied library files in C:\QspiceLib




2. In Qspice : View > Symbol & IP Browser
 - Right click "Symbols & IP", Add a symbol directory
 - Add C:\QspiceLib

When add a symbol directory, it will add following in netlist **.libpath "C:\QspiceLib"**




** If a path without .qsym, it will not show in Symbols & IP browser. But the path can still be added. **Right Click > Edit User-Supplied Directories** will show that

3. Place Qspice symbol to schematic
 - Place Qspice symbol, replace Library File name with user-supplied library name




In this example, replace NMOS.txt to standard.mos.XVII.txt

4. Selection Guide




Selection Guide for user-supplied symbols and library files

1. Assume user has a user-supplied symbols and library files in C:\QspiceLib




[1] Symbol and Library in same directory





[2] Library File in user symbol is library name (e.g. user_diode.txt)

2. In Qspice : View > Symbol & IP Browser
 - Right click "Symbols & IP", Add a symbol directory
 - Add C:\QspiceLib

When add a symbol directory, it will add following in netlist **.libpath "C:\QspiceLib"**




3. Drag user symbol to schematic
 - Right click on symbol, "Selection Guide" is available




Eliminate the use of absolute path in user-symbols

1. Assume user has a user-supplied symbols and library files in C:\QspiceLib




[1] Symbol and Library in same directory




[2] Library File in user symbol is library name (Not absolute path)

3. Draw a schematic in other folder
 - Now you can use user-symbol or Qspice symbol but change library file from diode.txt to user_diode.txt




2. In Qspice : View > Symbol & IP Browser

- Right click "Symbols & IP", Add a symbol directory
- Add C:\QspiceLib



When add a symbol directory, it will add following in netlist **.libpath "C:\QspiceLib"**



- Qspice search path for files**
1. If specified as an absolute path, only that is used.
 2. Current working directory
 3. Directories supplied in .libpath command(s)
 4. QSPICE installation directory

Waveform Viewer

Waveform Viewer Plot Config File (*.pfg) and .plot directive

- Waveform Viewer Config File (*.pfg) and .plot
 - In waveform viewer, plot config can be saved with File > Save Config : [qschname].pfg
 - This config file save windows, traces and axis setting
 - Press spacebar in waveform viewer can re-load config file [qschname].pfg
 - Two unique feature [qschname].pfg can provide but not support by .plot
 - Pre-define x-axis Quantity
 - Pre-define x and y-axis range

Waveform Viewer	Plot Config File [1] [qschname].pfg	.plot command in schematic	Outcome
Closed before Simulation	No	No	A blank waveform viewer
	No	Yes	Plot according to .plot command
	Yes	[ignore]	Plot according to [qschname].pfg config
Opened before Simulation	[ignore]	[ignore]	Keep windows and traces setting from last plot, reset x and y-axis


[1] Save plot config in Waveform Viewer : File > Save Config

** In Waveform Viewer, press Spacebar to reload [qschname].pfg plot config file

** to use .plot, delete [qschname].pfg and close waveform viewer before run of simulation


Data Export in Waveform Viewer – with @ in expression for .step

Qspice : waveform - with @ for step.qsch


V1
sin 0 1 fsin
`.step param fsin list 40G 80G`
`.tran 1/fsin`
`.plot V(sin)`

- Data Export
- Setup Data Export
 - File > Export Data
 - Number Points : All
 - Expression(s) : V(sin),FSIN

- Data Export with @
- Setup Data Export
 - File > Export Data
 - Number Points : All
 - Expression(s) : V(sin)@1,V(sin)@2




```
Time, V(sin), FSIN
0, 0, 40000000000
2, 0.01853125e-12, 0.40210772078123, 40000000000
4, 0.00390624999999e-12, 0.24453565249706, 40000000000
6, 0.00595937500001e-12, 0.893110112800148, 40000000000
8, 0.00701250000000e-12, 0.803992820123441, 40000000000
10, 0.0039765625e-11, 0.5057879575663, 40000000000
12, 0.0117107500001e-11, 0.122110675139201, 40000000000
14, 0.0107197500001e-11, -0.371211791891356, 40000000000
16, 0.015625e-11, -0.773010453062737, 40000000000
18, 0.01757012499998e-11, -0.80105407431211, 40000000000
20, 0.01853124999998e-11, -0.348520109593055, 40000000000
22, 0.02148437499997e-11, -0.60600897785166, 40000000000
24, 0.02243749999998e-11, -0.242930179800377, 40000000000
26, 0, 40000000000
28, 0.01853125e-12, 0.24453565249706, 40000000000
30, 0.00390625000001e-12, 0.803992820123441, 40000000000
32, 0.00595937500001e-12, 0.122110675139201, 40000000000
34, 0.00701250000000e-12, 0.893110112800148, 40000000000
36, 0.0039765625e-12, -0.773010453062737, 40000000000
38, 0.0117107500001e-11, -0.80105407431211, 40000000000
40, 0.0107197500001e-11, -0.348520109593055, 40000000000
42, 0.015625e-11, -0.60600897785166, 40000000000
44, 0.01757012499998e-11, -0.242930179800377, 40000000000
46, 0, 40000000000
48, 0.01853125e-12, 0.24453565249706, 40000000000
50, 0.00390625000001e-12, 0.803992820123441, 40000000000
52, 0.00595937500001e-12, 0.122110675139201, 40000000000
54, 0.00701250000000e-12, 0.893110112800148, 40000000000
56, 0.0039765625e-12, 0.903992820123442, 40000000000
58, 0.0078125e-12, 0.903992820123442, 40000000000
60, 0.00976562499996e-11, 0.130379796743643, 40000000000
62, 0.01171974999996e-11, 0.13241067199281, 40000000000
```

```
Time, V(sin)@1, V(sin)@2
0, 0, 0
2, 0.01853125e-12, 0.482183730979133, 0.884853565249706
4, 0.00390624999999e-12, 0.844862466249707, 0.903992820123444
6, 0.00595937500001e-12, 0.998118112900148, 0.12241067199281
8, 0.00781250000000e-12, 0.903992820123442, 0.773010453062736
10, 0.009765625e-11, 0.50578795756643, 0.949528180693
12, 0.01171974999996e-11, 0.12241067199281, 0.196254180248213
14, 0.01367187500001e-11, 0.371211791891356, 0.196254180248213
16, 0.015625e-11, 0.773010453062737, 0.196254180248213
18, 0.01757012499998e-11, 0.80105407431211, 0.196254180248213
20, 0.01953124999998e-11, 0.348520109593055, 0.196254180248213
22, 0.02148437499997e-11, 0.60600897785166, 0.196254180248213
24, 0.02343749999998e-11, 0.242930179800377, 0.196254180248213
26, 0, 0
28, 0.01853125e-12, 0.482183730979133, 0.884853565249706
30, 0.00390625000001e-12, 0.844862466249707, 0.903992820123444
32, 0.00595937500001e-12, 0.998118112900148, 0.12241067199281
34, 0.0078125e-12, 0.903992820123442, 0.773010453062736
36, 0.00976562499996e-11, 0.50578795756643, 0.949528180693055
38, 0.01171974999996e-11, 0.12241067199281, 0.242930179800377
```

Snapshot Data Method – Export Data with Single Number Points

Qspice : waveform - time snapshot.qsch

- Snapshot Data
 - To create a snapshot dataset (e.g. all calculated results at particular time)
 - This example demonstrate a snapshot data in csv format with export data method
 - Idea is to force number points in data export to 1
 - Output two row but both are identical if start and stop are same
 - If start and stop are not same, output two row with time=start and time=stop



In waveform viewer
1. File > Export Data
2. Change Number Points to 1
3. File Format : CSV
4. Abscissa Extent : 1, Start = Stop
5. Select All



time	V(n02)	V(n01)	I(V1)	I(C1)	I(R2)	I(R1)
0.001	1	0.606498	0.000359	0.000454	5.506e-05	0.000494
0.001	1	0.606498	0.000359	0.000454	5.506e-05	0.000494

Result in exported csv

Data export in .ac analysis – Complex format

Qspice : waveform - complex format (.ac).qsch

- Data export in .ac analysis
 - Data export in waveform viewer from .ac analysis is complex format
 - In .raw data file, Flags : complex
 - Complex format data in ascii (.csv) is as R,X
 - where R is real and X is imaginary
 - If assume data is complex voltage $V_{complex} = V_r + jV_x$
 - $|V_{complex}| = \sqrt{V_r^2 + V_x^2} = abs(V_{complex})$
 - Magnitude In dB : $V_{complex,dB} = 20 \log_{10}(|V_{complex}|) = 20 * \log_{10}(abs(V_{complex}))$
 - $\angle V_{complex} = \tan^{-1} \frac{V_x}{V_r} = atan2d(imag(V_{complex}), real(V_{complex})) = angle(V_{complex}) * 180/pi$





Frequency, V(out)	Real	Imaginary
1 3.94768591214272e-05	0.00628293726675837	
2 1.02329299228075	4.13372692659207e-05	0.00642927371443294
3		
4		
5		
6 97.7277220655805	0.273762051631008	0.4458035172061606
7 99.8599999999995	0.2830431996751	0.450477243368381
8 102.329299228075	0.292481088087185	0.454902078692224
9 104.712854605089	0.302101072776088	0.459168630171961



@100Hz, V(out) = 0.28304 + j*0.45048

Waveform Viewer – Minimum Tick and Waveform Measure

- Minimum Tick
 - Maximum number of ticks in x- and y-axis are 11
 - Depends on windows size, maximum number of ticks can reduce to 6
 - Therefore, minimum allowable tick is $\frac{\text{Right-Left}}{10}$ or $\frac{\text{top-bottom}}{10}$




- Waveform Measure
 - Ctrl + Right Click on plot label
 - 7-types of measurement
 - Average
 - Maximum
 - Minimum
 - Peak to Peak
 - RMS
 - AC_RMS : remove DC
 - Integrate




Waveform Viewer – Linear Scale in .AC, Polar vs Cartesian

- Linear Scale in .ac
 - Right Click on Y-axis
 - In Axis Setup, de-select both Log and dB
 - In Polar representation, left y-axis is magnitude which represent value is always absolute (no negative value)



- Polar vs Cartesian
 - Waveform viewer default representation of .ac is Polar representation (mag,phase)
 - Right Click on Y-axis to change to Cartesian representation (real,imag)
 - Polar is normally for bode plot and cartesian is for impedance plot





Waveform Viewer – Plot Reflection Coefficient (Γ)

Qspice : waveform - cartesian (Gamma).qsch

- Impedance Trajectory
 - .ac analysis can be used to calculate impedance Z or reflection coefficient
 - Trajectory can be plot with Cartesian plot by setting x-axis to plot real part and y-axis to plot imaginary part
 - Right-axis : Cartesian
 - Left-axis : No Real Plot
 - X-axis : Quantity changed to Re(<var>)


```

.ac dec 100 1Meg 100Meg
; Calculate Reflection Coefficient
.func Z() V(in)/-I(V1)
.func gamma() (Z()-50)/(Z()+50)
.plot gamma()
    
```



Waveform Viewer – Suspend Cross Probing




- Suspend cross probing
 - After running a simulation, probes are automatically added to the waveform viewer when clicking on a node or over a device. However, this can inadvertently disrupt the waveform setup
 - To address this, you have the option to suspend cross-probing. In the schematic window, right-click and enable "Suspend Cross-Probing" (this option will only appear after running a simulation and with an active waveform window that has cross-probing to the schematic)



Probe .subckt or hierarchy voltage and current

Qspice : waveform - probe subckt.qsch




- Probe .subckt or hierarchy voltage and current
 - In default, Qspice only returns parent schematic voltage and current expression
 - However, if you open a .graw data file, you can observe that the voltage and current expressions for .subckt or hierarchical components are stored, such as in the format V(1*x1)
 - In the waveform viewer, **right-click** > **add plot** > **"Asterisk Matches Hierarchy Separator"** to enable probing into subckt or hierarchical components



Symbol Viewer

Attribute with Angle Brackets < >


- Attribute with brackets
 - The 1st attribute of a symbol is its name, and starting from the 2nd attribute are the instance parameters
 - When angle brackets (< >) are used for instance parameters, they can restrict the user-editable section of the text attribute
 - Each attribute only allows for one bracket; any text after the bracket is ignored



Simulation Technique

Max Time Step in .tran (and .bode) : Two methods

Qspice : MaxTimeStep.qsch




Method 1 : Traditional Berkeley Syntax
`.tran IGNORED TSTOP [TSTART [MAXSTEP]] [UIC]`
`.tran 0 10n 0 10p`

↑ Max Time Step

Method 2 : MAXSTEP in Simulator Option
`.tran 10n`
`.options MAXSTEP=10p`


↑ Max Time Step
 (this method apply to .tran and .bode)



Add [additional instance parameters]

1. Right Click on Component
2. Select "Add New Attribute"
3. Type parameter name and value [refer to help for full list of instance parameters]

This is an example to assign 0.2 ohms series resistance to inductor L1



Inductor Instance Parameters			
Name	Description	Units	Default
AG	Wire or stripline is made of gold		
AL	Wire or stripline is made of aluminum		see below
AU	Wire or stripline is made of silver		
BEND	Fractional inductance correction for wire bend or proximity effects		1.
CPAR	Parallel capacitance	F	0.
CU	Wire or stripline is made of copper		see below
DIAMETER	Diameter of wire or air coil	m	
FREQUENCY	Frequency at Q. Also used to compute Rser due to skin effect		
HEIGHT	Height of PCB stripline above ground plane	m	
IC	Initial current if uic is specified on .tran statement	A	none
INDUCTANCE	Inductance of inductor	H	0.0
ISAT	Current causing inductance to drop to SATFRAC*INDUCTANCE	A	Infinite
LENGTH	Length of wire, stripline, or air coil	m	
LSAT	Inductance asymptotically approached in saturation	H	10% of INDUCTANCE
M	Number of parallel inductors		1.0
NI	Wire is made of nickel		
Q	Quality factor at FREQUENCY		
RPAR	Equivalent parallel resistance	Ω	Infinite
RSER	Equivalent series resistance	Ω	0.0
SATFRAC	Fractional drop in inductance at ISAT		0.7
THICK	Thickness of stripline on top of a PCB	m	0.0
TURNS	Number of turns of an air coil		
VERBOSE	Print wire L, Rser, Rpar results on the console		(not set)
WIDTH	Width of stripline on top of a PCB	m	

kskelvin.net


70

AC and DC Attribute in Source

Qspice : AC with Transient Source.qsch ; AC with Bias.qsch


Technique to perform AC analysis with a transient source

1. Right Click on Voltage/Current source
2. Select "Add New Attribute"
3. Type "AC 1" to define a 1V source for AC sweep
4. Add a .ac analysis statement, and comment transient analysis



Technique to perform AC analysis with DC in source

1. Right Click on Voltage/Current Source, Add New Attribute
2. To add DC source, type "DC ..."
 - If without DC, simulator may not interpret the DC voltage during simulation. Best practice is to add DC




kskelvin.net


71

Laplace Time and Frequency Domain Simulation



Qspice : Laplace Simulation - Fdomain.qsch ; Laplace Simulation - Tdomain.qsch



Time Domain



Frequency Domain





kskelvin.net

72

Laplace Time and Frequency Domain Simulation

Qspice : Laplace Close Loop.qsch

- Close Loop System Time and Bode
 - A technique to get $G_p(s)$ and $G_H(s)$ is to add a perturbing source between output and feedback and perform ac analysis
 - In this example, Laplace function can collect in series for both .tran and .ac directive







kskelvin.net

73

AC (.ac) and Frequency Response Analysis (.bode)

Qspice : ACmethod.qsch ; BODEmethod.qsch






kskelvin.net

74

Technique to Probe NMOS Drain Current / General Current Probe

Qspice : Current Probe Method.qsch

- Current probe method
 - Method #1 : Resistor
 - Add a series resistor (small value) and probe R current
 - Method #2 : 0V Voltage
 - Add 0V voltage source and probe current of this voltage source.
 - +ve represent current flow from + to - direction within symbol (i.e. +ve current represent current flow downward in this example)
 - Hold SHIFT key in Qspice to probe voltage source current can give default +ve current, otherwise it will assign -ve to current
 - Method #3 : Probing
 - Probe current by hover point at device terminal
 - Not support sub-circuit yet
 - OR Ctrl-A (Add Plot) in waveform viewer and select Id(Mnn)





kskelvin.net

75

Technique to Probe NMOS Drain Current / General Current Probe

Qspice : Current Probe with Resistor - Limitation

- Limitation in R current
 - If sensing resistor with extremely small value compares to its measurement object, current reading from this resistor will be incorrect
 - Use 0V voltage source approach as replacement



- Explanation – by frank.widmann in Qspice forum

• <https://forum.qorvo.com/t/persistent-bug-warning-singular-matrix-check-node-b/17636/21>



frank.wiedmann

30m

Here is the explanation for the behavior observed by @KSKelvin : SPICE uses **Modified nodal analysis - Wikipedia** which directly calculates the node voltages and the currents through voltage sources. The current through the small resistor, on the other hand, is calculated indirectly by dividing the voltage difference between its terminals by its resistance. With a resistance of 1u, the tolerances of the voltages are almost as large as the voltage difference, causing the observed imprecise results.

kskelvin.net



76

B-Source as Comparator

Qspice : B-Source as Comparator.qsch

- Concept of Ideal Comparator with Behavioral Voltage Source

- Formula of B-source is : $\text{if}(V(\text{pos}) > V(\text{neg}), V(\text{Vdd}), V(\text{Vss}))$
- Practical comparator output normally is open-drain configuration, this is just for simulation purpose





kskelvin.net

77

Monte Carlo

Qspice : Monte Carlo.qsch

Random number from 0 to 1 depending on the seed



Engelhartd

9-4-2023

OK, I just implemented

```
.options seedclock
```

It convolutes a 10MHz system clock with the simulation process ID to generate a physically random integer to seed the Mersenne Twister.

kskelvin.net

78

Flat(x) and MC(x,y) functions equivalent to Ltspice

Qspice : Flat and MC Function.qsch

- Uniform random distribution
 - LTspice offers flat(x) and mc(x,y) functions, but not in Qspice (last check 10-3-2023)
- Function for flat(x) and mc(x,y)
 - .func flat(x) $x*((\text{random}()*2)-1)$ ← Generate random [-x, x]
 - .func mc(x,y) $x*(1+y*(\text{random}()*2-1))$ ← Generate random $[x*(1-y), x*(1+y)]$

```
.step param x 1 200 1 Dummy For Loop
.op
```


random

flat

mc

flat(x) : Random number between -x and x with uniform distribution
 .func flat(x) $x*((\text{random}()*2)-1)$

mc(x,y) : A random number between $x*(1+y)$ and $x*(1-y)$ with uniform distribution
 .func mc(x,y) $x*(1+y*(\text{random}()*2-1))$



kskelvin.net

79


Time in .tran and Logic Diagram in Waveform Viewer with .plot

Qspice : Time in .tran.qsch ; Logic Signal Plot.qsch

- Time in .tran
 - In .tran, simulation time is stored as a parameter named **Time**
 - Therefore, use a B-source can convert Time into a voltage
 - Time can also be used in function

etime


```
.tran 1 .func runtime() Time
.plot V(etime)
.plot runtime()
```



- Logic Diagram
 - A simple idea to plot logic signal into logic diagram format
 - Idea is to add an offset for each logic in .plot

```
Bit0 V1 pulse 1 0 0 0 0.5/f 1/f
Bit1 V2 pulse 1 0 0 0 0.5/f*2 1/f*2
Bit2 V3 pulse 1 0 0 0 0.5/f*4 1/f*4
Bit3 V4 pulse 1 0 0 0 0.5/f*8 1/f*8
```

```
.param f=1
.tran 1/f*16
.plot V(Bit3)+3.3 V(Bit2)+2.2 V(Bit1)+1.1 V(Bit0)
```



kskelvin.net

80

Dummy TTOL device to help in adaptive timestep

Qspice : TTOL - Dummy TTOL element - Enhance Timestep.qsch

- Dummy TTOL device
 - Qspice uses adaptive timestep
 - If a circuit uses a B-source, if(x,y,z) as a comparator, without TTOL device, its simulation timestep can far from compare instance and output looks weird
 - Example on Top Row
 - Precise time instance at compare action, but as no extra timestep after compare action, output looks like ramping as next timestep is far away (interpolation)
 - To resolve this without using MAXSTEP to limit timestep, a dummy TTOL device can be used (e.g. Switch), with TTOL instance parameters included
 - Example on Bottom Row
 - Extra time steps are added after V(compare) flip the switch, with additional time steps, output looks reasonable
 - Smaller TTOL value can yield a better results but with longer elapsed time


Elapsed time : 0.328777

```
.tran 10000/fsw
.plot V(compare)
.plot V(b) V(a)
```

A Dummy TTOL elements to enhance timestep

Enable/Disable with Right Click > Do not Stuff

TTOL=1u




Elapsed time : 0.788397

```
.tran 10000/fsw
.plot V(compare)
.plot V(b) V(a)
```

A Dummy TTOL elements to enhance timestep

Enable/Disable with Right Click > Do not Stuff

TTOL=1p



kskelvin.net





81

TTOL device to help in adaptive timestep (e.g. function IF)

Qspice : TTOL - TTOL device to Interface Analog and Digital.qsch

• TTOL device interface

- Qspice uses adaptive timestep
- If a circuit uses a B-source, if(x,y,z) as a comparator, without TTOL device, its simulation timestep can far from compare instance and output looks weird
- Example in Top Figure
- Precise time instance at compare action, but as no extra timestep at compare action, output looks like trapezoidal as next timestep is far away
- To resolve this without using MAXSTEP to limit timestep, a TTOL device can be used (e.g. buffer, with default TTOL=1u)
- Example in Bottom Figure
- Extra time steps are added after V(cmpA) flip the buffer, with additional time steps, output looks square waveform
- Smaller TTOL value can yield a better results but with longer elapsed time



kskelvin.net





82

TTOL device to help in adaptive timestep (e.g. function DELAY)

Qspice : TTOL - TTOL for Pulse Delay.qsch

• TTOL device interface

- Pulse source has instance parameter TimeCtrl to determine timestep at each breakpoint (default is TimeCtrl=Limits), therefore, extra timestep at its rising/falling edge
- Example in Top Figure
- But the edge of delayed signal from behavioral source has no information of extra timestep is required, therefore, delayed signal looks like trapezoid
- A buffer with TTOL is used to improve sharpness of pulse edge
- Example in Bottom Figure
- Buffer is triggered when its input cross REF voltage, with TTOL instance parameter, extra timestep is added at such moment



kskelvin.net





83

Delay with Transmission Line (alternative way for delay function)

Qspice : Transmission Line for Pulse Delay.qsch

• Delay with Transmission Line

- Beside of delay(x,y,z) function in behavioral source, delay can be generated with transmission line terminate with Zo
- However, this approach may generate overshoot/undershoot if maximum time step is not defined, this crux is related to Qspice design as a trade between simulation time and accuracy





kskelvin.net

84




Phasor simulation technique in .ac

Qspice : Phasor - Source.qsch | Phasor - Dependent Source with j.qsch

- Active Source
 - Voltage / Current Source
 - With formula $A \angle \theta$



- Dependent Source
 - A dependent source with j to an active source





kskelvin.net

85

Phasor simulation technique in .ac

Qspice : Phasor - jX.qsch

- +jX or -jX
 - jX and -jX can be simulate with normalized inductance and capacitance
 - $jX_L = j\omega L \rightarrow L = \frac{X_L}{\omega}$
 - $-jX_C = -j\frac{1}{\omega C} \rightarrow C = \frac{1}{\omega X_C}$





kskelvin.net

86

Bussing of Connections and Components – Array

Qspice : Array - LC example.qsch

- Array
 - Arrays can be defined with square brackets [n:m], which can be used for bus connections or component definitions
 - This example demonstrates using the array method to replicate a lumped LC filter network
 - To tap a single node from a bus, right-click and place a bus tap on the bus wire
 - It is recommended for the user to verify the array structure from the netlist



Netlist

```
L1 A[0] B1 1µ
C1 B1 0 1µ
L2 B1 B2 1µ
C2 B2 0 1µ
L3 B2 B3 1µ
C3 B3 0 1µ
L4 B3 B4 1µ
C4 B4 0 1µ
R1 B4 0 1
L[0] A[0] A[1] 1µ
L[1] A[1] A[2] 1µ
L[2] A[2] A[3] 1µ
L[3] A[3] A[4] 1µ
C[0] A[1] 0 1µ
C[1] A[2] 0 1µ
C[2] A[3] 0 1µ
C[3] A[4] 0 1µ
R2 A[4] 0 1
V1 A[0] 0 1
.tran 0 100µ 0 100µ/1e5 uic
.plot V(B4) V(A[4])
.end
```

kskelvin.net

87