

The Future of Analog IC Technology

DESCRIPTION

The MP4012 is a current mode controller designed for driving the high brightness Light Emitting Diodes (LEDs) from extremely wide input voltage 8V~55V. It can be used in Boost, Buck, Buck-boost and SEPIC topologies.

The MP4012 drives external MOSFET with fixed frequency/constant off-time architecture to regulate the LED current, which is measured through an external current sense resistor. Its feedback voltage can be adjusted by the external DC bias voltage.

The MP4012 can work in constant frequency operation mode or constant off time mode. It features programmable slop compensation that can optimize the control loop regulation and avoid sub harmonic oscillation.

The MP4012 implements high frequency PWM Dimming with external disconnect MOSFET. It achieves analog dimming by adjusting the feedback voltage.

The MP4012 has synchronizing function, which makes multiple ICs synchronized to each other by connecting SYNC pins together.

The MP4012 includes under-voltage lockout, over voltage protection, open and short hiccup mode protection, overload protection and thermal protection to prevent damage in the case of fault condition.

The MP4012 is available in a 16-pin SOIC package.

FEATURES

- Constant-current WLED Driver
- 8V~55V Input Voltage
- Constant Frequency Mode Or Constant Off Time Mode
- Programmable Switching Frequency or Off-Time
- Leading Edge Blanking for Current Sense
- High Frequency PWM Dimming and Analog
 Dimming
- Output-to-Input Disconnect in Shutdown
 Mode
- Synchronization Function
- Programmable Over Voltage Protection
- Open Load Hiccup Mode Protection
- Short Load Hiccup Mode Protection
- Programmable Current Limit
- UVLO, Thermal Shutdown
- Soft Start
- Available in 16-pin SOIC package


APPLICATIONS

- LCD Backlighting applications
- DC/DC LED Driver applications
- General Illumination
- Industrial Lighting
- Automotive/ Decorative LED Lighting

For MPS green status, please visit MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.



TYPICAL APPLICATION






ORDERING INFORMATION

| Part Number* | Package | Top Marking Free Air Temperature (T _A | |
|--------------|---------|--|----------------|
| MP4012DS | SOIC16 | MP4012 | -40°C to +85°C |

*For Tape & Reel, add suffix -Z (e.g. MP4012DS-Z); For RoHS, compliant packaging, add suffix -LF (e.g. MP4012DS-LF-Z).



PACKAGE REFERENCE

ABSOLUTE MAXIMUM RATINGS (1)

| VIN | 0.5V to 60V |
|--------------------------|---|
| VDD | 0.5V to 13.5V |
| VGATE, VFAULT, VPWM, VRT | 0.5V to VDD+0.3V |
| All Other Pins | 0.3V to 6.5V |
| Junction Temperature | 150°C |
| Lead Temperature | 260°C |
| Continuous Power Dissipa | ation (T _A = +25°C) ⁽²⁾ |
| | 1.6 W |
| | (2) |

Recommended Operating Conditions ⁽³⁾ IN Supply Voltage Viv 8\/ to 55\/

Thermal Resistance (4) θ_{JA} $\boldsymbol{\theta}_{JC}$

SOIC16 80 30 ... °C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- The maximum allowable power dissipation is a function of the 2) maximum junction temperature T_J (MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J $(MAX)-T_A)/\theta_{JA}$. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

 V_{IN} =24V, T_A = +25°C, unless otherwise noted.

| Parameters | Symbol | Condition | Min | Тур | Max | Units |
|--------------------------------------|-------------------------|--|-------|-------|-------|-------|
| Operating Input Voltage | V _{IN} | | 8 | | 55 | V |
| VDD Voltage | V _{VDD} | $V_{IN} \ge 8V$ | 7.25 | 7.75 | 8.15 | V |
| Supply Current (Shutdown) | I _{SD} | V _{PWM} = 0V | | 0.8 | 1.0 | mA |
| VDD Under Voltage Lockout | UVLO | V _{DD} Rising | 6.40 | 6.70 | 7.20 | V |
| Under Voltage Lockout Hysteresis | | | | 500 | | mV |
| VDD(external) | | Connect external DC voltage | | | 12 | V |
| Internal Regulator | • | | | | | |
| Reference Voltage | V_{REF} | | 1.218 | 1.243 | 1.268 | V |
| Reference Line Regulation | V _{REFLINE} | 0.1µF bypassed capacitor, I _{REF} =0 V _{DD} =7.25-12V | 0 | | 20 | mV |
| Reference Load Regulation | V _{REFLOAD} | 0.1µF bypassed capacitor, I _{REF} =0-500uA | 0 | | 13 | mV |
| PWM Dimming | | | | | | |
| PWM Low Threshold | V _{PWMI-LO} | V _{PMWI} Falling | | | 0.8 | V |
| PWM High Threshold | V _{PWMI-HI} | V _{PMWI} Rising | 1.5 | | | V |
| PWM Pull-down Resistance | R _{PWM} | | 50 | 100 | 150 | kΩ |
| Gate | | | | | | |
| GATE Short Circuit Current | I _{SOURCE} | V _{GATE} =0V, V _{DD} =7.75V | 0.2 | 0.4 | | Α |
| GATE Sink Current | I _{SINK} | V _{GATE} =7.75V, V _{DD} =7.75V | 0.4 | 0.7 | | А |
| GATE Output Rise Time | T _{RISE} | C_{GATE} =1nF, V_{DD} =7.75V | | 50 | 85 | ns |
| GATE Output Fall Time | T_{FALL} | C_{GATE} =1nF, V_{DD} =7.75V | | 25 | 45 | ns |
| Current Sense | | | | | | |
| Leading Edge Blanking | T _{BLANK} | | 100 | | 250 | ns |
| Delay to Output of COMP Comparator | T_{DELAY1} | | | | 200 | ns |
| Delay to Output of CLIMIT Comparator | T _{DELAY2} | | | | 200 | ns |
| Comparator Offset Voltage | VOFFSET | | -25 | | 25 | mV |
| Oscillator | | | | | | |
| Oscillator Frequency | f _{OSC1} | R _T =96kΩ | 510 | 580 | 650 | kHz |
| Oscillator Frequency | f _{OSC2} | R _T =500kΩ | 100 | 115 | 130 | kHz |
| Maximum Duty Cycle | D _{MAX} | | 90 | 92 | 95 | % |
| SYNC Input High | V_{SYNCH} | | 1.5 | | | V |
| SYNC Input Low | V _{SYNCL} | | | | 0.8 | V |
| SYNC Output Current | I _{SYNC} | | | 16 | | μA |
| Slope Compensation | | | | | | |
| Current Source Out of SL Pin | I _{SLOPE} | | 0 | | 95 | μA |
| Internal Current Mirror Ratio | G _{SLOPE} | I _{SLOPE} =50μA, R _{SL} =1kΩ | 1.8 | 2.0 | 2.2 | |
| Over Voltage Protection | | | | | | |
| OVP Threshold | V _{OVP-TH} | | 4.60 | 4.95 | 5.30 | V |
| OVP Threshold Hysteresis | | | | 500 | | mV |



ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} =24V, T_{A} = +25°C, unless otherwise noted.

| Parameters | Symbol | Condition | Min | Тур | Max | Units |
|---|---------------------|---|-----|-----|-----|----------|
| Output Short Circuit Protection | | · | • | | | <u>.</u> |
| Gain for Short Circuit Comparator | G _{SC} | | 1.8 | 2.0 | 2.2 | |
| Propagation time for short circuit detection | T _{OFF} | I _{SET} =200mV, FB=450mV, FAULT goes form high to low | | | 250 | ns |
| Fault Output Rise Time | T _{RISE} | 330pF capacitor at FAULT pin | | | 300 | ns |
| Fault Output Fall Time | T _{FALL} | 330pF capacitor at FAULT pin | | | 200 | ns |
| Short Circuit Detecting Blanking Time | T _{SC_BT} | | 500 | | 700 | ns |
| Current Source/Sink at COMP Pin for Hiccup Mode Protection | I _{HICCUP} | | | 5.0 | | μA |
| Thermal Shutdown ⁽⁵⁾ | | | | 150 | | °C |

Notes:

5) Guaranteed by design



PIN FUNCTIONS

| Pin # | Name | Pin Function | | | |
|-------|-------|---|--|--|--|
| 1 | VIN | Input Supply Pin. It is the input of internal linear regulator. Must be locally bypassed. | | | |
| 2 | VDD | The Internal Linear Regulator Output Pin. VDD provides power supply for the external MOSFET gate driver and the internal control circuitry. Bypass VDD to GND with a 0.47μ F or larger ceramic capacitor. | | | |
| 3 | GATE | External MOSFET Gate Driver Pin. | | | |
| 4 | GND | Ground. | | | |
| 5 | CS | Switch Current Sense Input Pin. It is used to sense the current of the external power FET. It has a built-in 100ns (min) blanking time. | | | |
| 6 | SL | Slope Compensation Pin for current sense. Connecting a resistor between SL and GN programs the slope compensation. In case of constant off-time mode of operation, slop compensation is unnecessary and let this pin open. | | | |
| 7 | RT | Switching frequency/off-time set Pin. A resistor connected between this pin and GND/GATE sets the frequency/off-time. | | | |
| 8 | SYNC | Synchronization Pin. Connecting the multiple MP4012 SYNC pins together to achieve the synchronous working mode. | | | |
| 9 | CL | Current Limit Set Pin. This pin sets the external MOSFET current limit. The current limit can be set by using a resistor divider from the REF pin to GND. | | | |
| 10 | REF | Reference Output Pin. A $0.1\mu F$ or larger ceramic capacitor should be connected to bypass this pin to GND. | | | |
| 11 | FAULT | Fault Indication Output Pin. This pin is pulled down to GND in case of short circuit condition or over voltage condition. It is also used to driver the external MOSFET to disconnect the load from Vin for boost converter. | | | |
| 12 | OVP | Over Voltage Protection Input Pin. Connect a resistor divider from output to this pin to program the OVP threshold. When the voltage of this pin reaches 4.95V, the MP4012 triggers over voltage protection. | | | |
| 13 | PWM | PWM Dimming Input Pin. Apply a PWM signal on this pin for brightness control. The GATE is disabled when PWM signal is low. The GATE is enabled when PWM signal is high. | | | |
| 14 | СОМР | Converter Compensation Pin. This pin is used to compensate the regulation control loop. Connect a capacitor or a series RC network from COMP to GND. COMP pin is also used for hiccup timer. At IC start up, short protection or over voltage protection, the 5uA current source charges COMP pint until 5V, and then the 5µA current source discharges COMP voltage. IC is active when COMP voltage reduces to 1V. | | | |
| 15 | ISET | LED Current Set Pin. Connect a resistor divider from REF pin to set the LED current reference. The analog dimming function can be achieved through adjusting the voltage on ISET pin. | | | |
| 16 | FB | Feedback Input Pin. Connect a current sense resistor from FB to GND. The MP4012 regulates the voltage across the current sense resistor. The regulation voltage is set by ISET pin. | | | |



OPERATION

The MP4012 drives external MOSFET with current mode architecture to regulate the LED current, which is measured through an external current sense resistor. Figure 1 shows the functional block diagram.

MP4012 employs a special circuit for regulating the internal power supply, which covers a wide input voltage from 8V to 55V. The 7.75V linear regulator provides all the power for internal circuits and external MOSFET gate drive energy. MP4012 has a 2% accurate 1.25V reference, which is used as the reference for LED current. The reference is also used to set the current limit and over voltage threshold.

MP4012 can be programmed as constant switching frequency (CF) or constant off time (CT) operation. Connecting a resistor between RT pin and GND sets the switching frequency for CF mode. Connecting a resistor between RT pin and GATE pin sets the off time for CT mode. For constant switching frequency mode, MP4012 includes a slope compensation section to ensure the converter stability when duty cycle is greater than 0.5.

For synchronization, the SYNC pins of multiple MP4012 can be connected together, and may also be connected to the open drain output of a master clock. When connected in this manner, the oscillators will lock to the device with the highest operating frequency.

MP4012 has two high-speed current comparators. One is used during normal operation, which contains an internal 100ns blanking time to prevent the current spike from mis-triggering the comparator. The other is used to limit the maximum switch current, which is programmable by connecting a resistor divider from REF pin.




Figure 1—Functional Block Diagram





Start up

The start up process is shown in Figure 2. During start up, the COMP is charged to 5V first, then it is discharged by an internal current source, MP4012 is active until the COMP voltage is discharged to 1V. The high level Fault turns on the external disconnected MOSFET. The output current is regulated by the converter.




Figure 2—Start up Process

Analog Dimming

Analog dimming can be accomplished by varying the voltage at the ISET pin. This can be done either by using resistor divider from the REF pin or by applying an external DC voltage at the ISET pin.

PWM Dimming

PWM dimming can be achieved by applying a square wave signal on PWM pin. The PWM signal controls the internal error amplifier (EA), FAULT output and GATE output. When the PWM signal is high, the GATE and FAULT pins are enabled, and the output of the EA is connected to the external compensation network. So the LED current is regulated accurately. When the PWM signal goes low, the GATE signal is disable. And the FAULT pin is pulled down to GND to turn off the disconnecting MOSFET. Meanwhile the output of the EA is disconnected from the compensation network. Thus, the COMP voltage

The short circuit threshold current is internally set to 200% of the steady state current. When the

can be hold by external capacitor. And the disconnecting MOSFET can prevent the output voltage from being discharged, which helps to achieve the high frequency PWM dimming with better linear dimming performance.

Protection

MP4012 includes short circuit protection and over voltage protection, If the fault conditions are detected (either short circuit or open circuit), the COMP pin is disconnected from the internal EA and the Gate and Fault pins are pulled down to disable the LED driver, once the fault is remove, the COMP pin is charged by an internal current source until it reaches 5V, then the COMP is discharged by an internal current source. When it reaches 1V, the current source is disconnected from COMP pin and the internal EA is connected to it, the Fault pin starts to go high and the Gate pin is allowed to switch.

output current becomes higher than the short circuit threshold after some delay, the short



circuit protection circuit is activated. See Figure 3. This allows the LED drive system auto-restart in an accident short condition without having to reset the IC.

The open load protection is achieved through detecting the OVP pin voltage. When open load fault occurs, the output voltage rises as the output capacitor is still charged. The over voltage protection turns off the MP4012 and takes FAULT to GND when the OVP pin exceeds 4.95V. The converter turns on when the output voltage falls below the falling OVP threshold after a hiccup mode delay timer. MP4012 will repeat the process until the open load fault is removed.

When recovering from the open load condition, the output current might have some spike which caused by the high output voltage, and trigger the short load protection. But it can enter normal work mode when output voltage is close to the normal value. See Figure 4.




Figure 3 — Hiccup Mode Short Load Protection




Figure 4 — Open Load Protections



APPLICATION INFORMATION

Switching Frequency Set

An external resistor R_T on RT pin can be used to set the switching frequency through the following equation:

$$f_{\rm S} = \frac{55.6 \times 10^9}{R_{\rm T}}$$

LED Current Set

Choose an external current sense resistor (R_{FB}) to set the LED current.

$$R_{FB} = \frac{V_{ISET}}{I_{LED}}$$

Here, V_{ISET} is LED current reference on ISET pin, which is set by a resistor divider from REF pin to GND. It is recommended to set the ISET pin voltage more than 0.3V and add a 0.1uF ceramic capacitor on ISET pin to avoid noise injection.

Over Voltage Protection Set

Choose a voltage divider (R_{OVP1} , R_{OVP2} in typical application) from the output to set the over voltage protection threshold:

$$V_{OVP} = 4.95V \times \frac{R_{OVP1} + R_{OVP2}}{R_{OVP2}}$$

Slope Compensation

MP4012 employs peak current mode control which need slope compensation to avoid subharmonic oscillation when duty cycle exceeds 50%. To ensure current loop stability, choosing a slope compensation which is at least half of the down slope of inductor current.

The slope compensation is set by two external resistors R_{SL} and R_{SC} . The slope compensation resistor can be calculated as:

$$R_{\text{SC}} = R_{\text{SL}} \times R_{\text{CS}} \times S_{\text{DOWN}} \times T_{\text{S}} \times 10^5$$

 S_{DOWN} (A/µs) is the down slope of the inductor current.

$$S_{DOWN} = \frac{V_L}{L}$$

Where V_L is the voltage across the inductor, and L is the inductor value.

 T_{s} is the switching period, which is set by the frequency set resistor R_{T} .

 R_{CS} is the current sense resistor which senses the switch current. It is recommended that the current sense resistor R_{CS} can be chosen to provide 200mV current sense signal (also need to take the power consumption into consideration).

The R_{SL} is the slope resistor on SL pin, its value is limited by the maximum source current of SL pin. The minimum value of R_{SL} is $25k\Omega$. $25k\Omega - 50k\Omega$ of slope resistor value is recommended.

Current Limit

Current limit value can be set by a resistor divider from REF pin to GND. The voltage of CL can be set as:

$$V_{\text{CL}} \geq 1.2 \times I_{\text{PK}} \times R_{\text{CS}} + \frac{4.5 \times R_{\text{SC}}}{R_{\text{SL}}}$$

Here, I_{PK} is peak current of inductor.

The V_{CL} value should NOT be greater than 450mV, NO capacitor should be connected between CL pin and GND.

Hiccup Timer

If the fault conditions are detected (either short circuit or open circuit), the COMP pin is disconnected from the internal EA and the Gate and Fault pins are pulled down to disable the LED driver. Once the fault condition is cleared, the COMP pin is charged by an internal 5µA current source until it reaches 5V, then the COMP is discharged by an internal 5µA current source. When it reaches 1V, the current source is disconnected from COMP pin and the internal EA is reconnected to it, the Fault pin starts to go high and the Gate pin is allowed to switch. The hiccup timer can be programmed by R -C network (R_z, C_z in series and parallel with C_c) on COMP pin.

The delay time of Startup (Figure 2) can be approximately calculated as:

$$t_{\text{hiccup}} \approx \big(C_{C} + C_{Z}\big) \frac{9V}{5\mu A}$$

In most case the voltage drop on R_{Z} can be neglected.



The hiccup time of Over Current Protection (Figure 3) can be approximately calculated as:

$$t_{\text{hiccup}} \approx (C_{C} + C_{Z}) \frac{9V - V_{\text{COMP}}}{5 \mu A}$$

Here, V_{COMP} is the voltage of COMP when fault condition is detected.

The hiccup time of Over Voltage Protection (Figure 4) can be approximately calculated as:

$$t_{\text{delay}} \approx 0.1 \times (R_{\text{OVP1}} + R_{\text{OVP2}}) \times C_{\text{O}}$$

$$t_{\text{hiccup1}} \approx (C_{c} + C_{z}) \frac{9V - V_{\text{COMP}}}{5\mu A}$$
$$t_{\text{hiccup2}} \approx (C_{c} + C_{z}) \frac{8V}{5\mu A}$$



TYPICAL APPLIACTION CIRCUIT




Figure 5—Typical Application Circuit for TV LED Backlighting








Figure 6—MP4012 Sepic Application Circuit







PACKAGE INFORMATION



SOIC16

NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.