



Samsung ***EPP Demo Board Introduction***

**Memory Product &
Technology Division**

2001.7.25

Introduction for the Demo Board System

- This application note provides example hardware interface and software for Samsung's NAND Flash Memory
- Interfaced with the PC Parallel EPP(Enhanced Parallel Port) bus in IBM PC, Samsung NAND Flash can be programmed, erased, and read.

This Application Note :

- Shows an example of glue logic design which incorporates Samsung NAND Flash Memory
- Offers a example "C" program example to operate NAND Flash Memory.


IBM PC I/O Address Map


Hexa Range	Device
000 ~ 0FF	System Board I/O
1FF ~ 1F8	Fixed Disk
•	•
•	•
2F8 ~ 2FF	Serial Port 2
300 ~ 31F	<i>Prototype Card</i>
378 ~ 37F	Parallel Printer
•	•
•	•

- 378h to 37Fh are available on the Parallel Printer system, so we used 378h to 37Fh I/O port address as a data and control signal addresses.

Hardware Interfacing

- By using I/O addresses(378h~ 37bh) and six TTL chips, the NAND Flash memory can be controlled.





Operation Mode Example

```
#define SM_BASE 0x378 // EPP Address
```

```
uint g_smStatAddr = SM_BASE + 1;  
uint g_smCtrlAddr = SM_BASE + 2;  
uint g_smAddrAddr = SM_BASE + 3;  
uint g_smDataAddr = SM_BASE + 4;
```

```
#define DATA SM_BASE+4  
#define CTL SM_BASE+4
```

```
#define add_latch_enable() { \  
    outportb(g_smCtrlAddr, 4);\  
    outportb(g_smAddrAddr, 0x0a); \  
}
```

```
#define add_latch_disable() { \  
    outportb(g_smAddrAddr, 0x08);\  
    outportb(g_smCtrlAddr, 0);\  
}
```

```
#define cmd_latch_enable() { \  
    outportb(g_smCtrlAddr, 4);\  
    outportb(g_smAddrAddr, 0x09);\  
}
```

```
#define cmd_latch_disable() { \  
    outportb(g_smAddrAddr, 0x08);\  
    outportb(g_smCtrlAddr, 0);\  
}
```

```
#define chip_enable(chip_no) { \  
    outportb(g_smCtrlAddr, 4);\  
    switch(chip_no) { \  
case 1:\  
    outportb(g_smAddrAddr, 0x08);\  
    break;\  
case 2:\  
    outportb(g_smAddrAddr, 0x08);\  
    break;\  
    } \  
}
```

```
#define chip_disable() { \  
    outportb(g_smAddrAddr, 0x0c);\  
    outportb(g_smCtrlAddr, 0);\  
}
```

Operation Mode Example(Continue)

```
#define ecc_enable() {\n    outportb(g_smCtrlAddr,4);\n    outportb(g_smAddrAddr, 0x04);\n}\n#define ecc_disable() {\n    outportb(g_smAddrAddr, 0x0c);\n    outportb(g_smCtrlAddr, 0);\n}\n#define sm_write_en() \n    outportb(g_smCtrlAddr,0x4)\n\n#define sm_write_dis() \n    outportb(g_smCtrlAddr,0x0)\n\n#define sm_read_en() \n    outportb(g_smCtrlAddr, 0xf4)\n\n#define sm_read_dis() \n    outportb(g_smCtrlAddr, 0)
```