

Application Note AN-1169

IRPLLED5 40V/1.4A Low Voltage LED Driver using IRS2548D

By Peter B. Green

Table of Contents

EVALUATION BOARD - IRPLLED5

1. Introduction

Solid state light sources are now available that offer viable alternatives to Fluorescent and HID lamps and far surpass incandescent lamps. Luminous efficacy expressed in Lumens per Watt has now reached levels enabling LEDs to be used for general illumination. High brightness LEDs also possess the added advantages of longer operating life span up to 50000 hours and greater robustness than other less efficient light sources making them suitable for outside applications such as street lighting.

High power LEDs are ideally driven with constant regulated DC current, requiring a "driver" or "converter" to provide the required current from an AC or DC power source. A two stage power converter based around the IRS2548D PFC plus half bridge LED driver IC provides a controlled current output over a wide AC line voltage input range with high power factor and low THD.

The IRPLLED5 evaluation board is an off line isolated low voltage / high output current LED driver designed to supply a 1.4A regulated DC output current over a voltage range of 30V to 60V operating from an AC line input voltage between 90 and 305VAC 50/60Hz. It also includes 1-10V dimming capability from 0 to 100% of light output. The outputs of this LED driver are fully protected against short circuit and limit the open circuit voltage to below 60VDC for safety compliance.

Figure 1: IRPLLED5 Block Diagram

2. PFC Section

The IRPLLED5 board uses a power factor correction Boost converter stage front end which operates in critical conduction mode. During each switching cycle of the PFC MOSFET the IRS2548D detects the point at which the inductor current discharges to zero when all stored energy has been transferred to the output before turning the PFC MOSFET on to start the next switching cycle.

When the switch MPFC is turned on, the inductor LPFC is connected between the rectified line input $(+)$ and $(-)$ return causing the current in LPFC to rise linearly. When MPFC is turned off LPFC is connected between the rectified line input (+) and the DC bus capacitor CBUS through diode DPFC and the stored energy in LPFC is transferred to CBUS. MPFC is turned on and off at a high frequency and the voltage on CBUS charges up to a specified voltage. The PFC feedback loop of the IRS2548D regulates this voltage to a fixed value by continuously monitoring the DC bus voltage and adjusting the on-time of MPFC accordingly. This negative feedback control is performed with a slow loop speed such that the average inductor current smoothly follows the low frequency line input voltage for high power factor and low THD. The on-time of MPFC therefore appears to be fixed (with an additional modulation to be discussed later) over several cycles of the line voltage. With a fixed on-time and an off-time determined by the inductor current discharging to zero the switching frequency constantly changes from a high frequency near the zero crossing of the AC input line voltage to a lower frequency at the peaks (Figure 3).

Figure 3: Sinusoidal line input voltage (solid line), triangular PFC Inductor current and smoothed sinusoidal line input current (dashed line) over one half-cycle of the AC line input voltage.

When the line input voltage is low near the zero crossing the inductor current rises to a relatively low level and the discharge time is therefore fast resulting in a high switching frequency. When the input line voltage is high near the peak the inductor current rises to a higher level and the discharge time is therefore longer giving a lower switching frequency. The PFC control circuit of the IRS2548D (Figure 4) includes five control pins: VBUS, COMP, ZX, PFC and OC. The VBUS pin measures the DC bus voltage via an external resistor voltage divider. The COMP pin at the error amplifier output sets the on-time of MPFC and the speed of the feedback loop with an external capacitor. The ZX (zero crossing) pin detects when the inductor current discharges to zero during the off time using a secondary winding from the PFC inductor. The PFC pin is the gate driver output for the external MOSFET, MPFC and the OC pin senses the current flowing through MPFC providing cycle-by-cycle over-current protection.

Figure 4: IRS2548D simplified PFC control circuit.

The VBUS pin is regulated against a fixed internal 4V reference voltage for regulation of the output DC bus voltage (Figure 5). The feedback loop error amplifier comprises an operational trans-conductance amplifier (OTA) that sinks or sources a current to the external capacitor at the COMP pin. The resulting voltage on the COMP pin sets the threshold for the charging of the internal timing capacitor (C1, Figure 5) and therefore programs the on-time of MPFC.

Figure 5: IRS2548D detailed PFC control circuit.

The zero current level is detected by a secondary winding on LPFC connected to the ZX pin through an external current limiting resistor RZX. A positive-going edge exceeding the internal 2V threshold (VZXTH+) signals the beginning of the off-time. A negative-going edge on the ZX pin falling below 1.7V (VZXTH+ - VZXHYS) will occur when the LPFC current discharges to zero which signals the end of the off-time and MPFC is turned on again (Figure 6). The cycle repeats itself indefinitely until the PFC section is disabled due to a fault detected by the system section (Fault Mode), an over-voltage or condition on the DC bus or the negative transition of ZX pin voltage does not occur. Should the negative edge on the ZX pin fail to be detected for any reason MPFC will remain off until the internal watch-dog timer forces a turn-on of MPFC. The watch-dog pulses occur every 400us (tW) indefinitely until a correct positive and negative-going signal is detected on the ZX pin and normal PFC operation is resumed. Should the OC pin exceed the 1.2V (VOCTH+) over-current threshold during the on-time, the PFC output will turn off. The circuit will then wait for a negative-going transition on the

ZX pin or a forced turn-on from the watch-dog timer to turn the PFC output on again.

Figure 6: Inductor current, PFC pin, ZX pin and OC pin timing diagram.

A fixed on-time of MPFC over an entire cycle of the line input voltage produces a peak inductor current that naturally follows the sinusoidal shape of the line input voltage. The smoothed averaged line input current is in phase with the line input voltage to provide a high power factor. Some harmonic distortion of the line current still remains mostly due to cross-over distortion near the zero-crossings. To achieve low THD additional on-time modulation circuit is built into the IRS2548D PFC control. This function dynamically increases the on-time of MPFC as the line input voltage nears the zero-crossings (Figure 7). This causes the peak LPFC current, and therefore the smoothed line input current, to increase slightly higher near the zero-crossings of the line input voltage.

Figure 7: On-time modulation circuit timing diagram

Should over-voltage occur on the DC bus and the VBUS pin exceed the internal 4.3V threshold (VBUSOV+) the PFC output will transition to switch off MPFC. When the DC bus decreases again and the VBUS pin voltage decreases below the internal 4.15V threshold (VBUSOV-) PFC operation is resumed.

The PFC inductor value can be calculated from the following formula:

 $f_{MIN} \cdot P_{OUT} \cdot VBUS$ $L_{\text{PFC}} = \frac{(VBUS - \sqrt{2} \cdot \text{VAC}_{\text{MIN}}) \cdot \text{VAC}}{V}{V}{V}$ *MIN OUT* $\eta_{PFC} = \frac{(VBUS - \sqrt{2} \cdot VAC_{MIN}) \cdot VAC_{MIN}^2 \cdot \eta}{2 \cdot f_{MIN} \cdot P_{OUT} \cdot VBUS}$ [Henries]

where,

International

IGR Rectifier

The peak current in the PFC inductor is given by:

 \cdot η $=\frac{2\cdot\sqrt{2}}{2\cdot\sqrt{2}}$ *MIN OUT* P ^{*PK*} VAC $i_{p_k} = \frac{2 \cdot \sqrt{2} \cdot P_{OUT}}{P_{air}}$ [Amps Peak]

The PFC inductor should be designed such that it does not saturate at i_{PK} at maximum operating temperature. This involves adequate sizing of the core and air-gap.

The value of the PFC current sense resistor (ROC) is calculated from the following formula and rounded up to the nearest preferred value.

$$
R_{OC} = \frac{1.25}{i_{PK}}
$$
 where VCSTH+ = 1.25V [Ohms]

3. LLC Resonant Half Bridge Section

The run frequency is programmed with the timing resistor RFMIN at the FMIN pin.

The graph in Figure 6 (RFMIN vs. Frequency) can be used to select RFMIN value for desired run frequency.

Figure 8: Graph of frequency against RFMIN

The maximum current is programmed with the external resistor RCS and an internal threshold of 1.25V (VCSTH+). This threshold determines the overcurrent limit of the system:

$$
I_{MAX} = \frac{1.25}{R_{CS}}
$$
 [Amps Peak]

$$
R_{CS} = \frac{1.25}{I_{MAX}} \qquad \text{[Ohms]}
$$

The half-bridge LLC resonant converter offers high efficiency due to zero voltage switching operation which also eliminates switching noise. Since the switching losses are negligible no heat sinking is required for the half-bridge MOSFETs. This topology can achieve high power density due to the efficient utilization of the transformer operating in two quadrants of the B-H curve. The resonant topology requires an additional series inductance to be added to the circuit in order to construct a complex resonant tank with Buck-Boost transfer characteristics in the

APPLICATION NOTE

International **IGR** Rectifier

soft switching region. Although it is possible to incorporate this additional inductance into the transformer, for simplicity the IRPLLED5 design uses a standard transformer design with the additional inductance added externally. The typical power stage schematic for this topology is shown in figure 9.

Figure 9: Typical schematic of a DC-DC half-bridge resonant converter

The half-bridge switches operate at 50% duty cycle where the output voltage is regulated by varying the switching frequency. Since the IRPLLED5 drives an LED load which can be represented by a voltage source with a series resistor, the current can also be regulated effectively by adjusting the frequency. The frequency will adjust to provide the required drive current for any number of LEDs connected to the output up to a maximum of 60V. The half-bridge resonant stage has two resonant frequencies the first determined by the series inductor (Lr) and resonant capacitor (Cr) and the second determined by the transformer magnetizing inductance (Lm) and the resonant capacitor. While the frequency remians in the inductive region the soft switching will occur.

Figure 10: Typical frequency response of an LLC resonant converter

The characteristics of a LLC resonant converter can be divided into three regions based on the three different modes of operation. The first region is for switching frequency above the resonant frequency F_{r1} :

$$
F_{r1} = \frac{1}{2\pi\sqrt{L_r \cdot C_r}}
$$

In region 1 of figure 10 (the purple shaded area) the switching frequency is higher than resonant frequency F_{r1} . The converter operation is very similar to a series resonant converter. Here L_m never resonates with resonant capacitor (C_r) it is clamped by the output voltage and acts as the load of the series resonant tank. This is the inductive load region and the converter is always under ZVS operation regardless of the load condition.

In region 2 (the pink shaded area) the switching frequency is higher than the lower resonant frequency but lower than F_{r1} . The lower resonant frequency varies with load so the boundary of region 2 and region 3 traces the peak of the family load vs gain curves. In this complex region the LLC resonant operation can be divided into two time intervals; in the first time interval L_r resonates with C_r and L_m and is clamped by output voltage. When the current in the resonant inductor L_r resonates back to the same level as the magnetizing current L_r and C_r stop resonating. L_m now participates in the resonant operation and the second time interval begins. During this time interval the dominant resonant components become C_r and L_m in series with L_r . The ZVS operation in region 2 is quaranteed by operating the converter to the right side of the load gain curve. For a switching frequency below resonant F_{r1} it could fall in either region 2 or region 3 depending on the load condition.

In the ZCS range below f_{r1} , the LLC resonant converter operates in capacitive mode; M1 and M2 are hard switching with high switching losses. For this reason ZCS operation should always be avoided.

The waveforms in figures 11,12 and 13 show the behavior of the system in each of the operating regions. The typical voltage conversion ratio of a LLC resonant converter is shown in Figure 12.

Figure 11: Typical waveform of above resonant ZVS switching

Below resonant (Fsw<Fr1) ZVS switching

Figure 12: Typical waveform of below resonant ZVS switching

The waveforms in figure 12 indicate that the current in secondary rectifier diodes moves from continuous current mode (CCM) to discontinuous current mode (DCM) when the switching frequency varies from above resonant ZVS to below resonant ZVS due to load increasing. The ripple voltage on the resonant capacitor C_r also increases in the below resonant ZVS mode.

Below resonant (Fsw<Fr1) ZCS switching

Figure 13: Typical waveform of below resonant ZCS switching

In ZCS mode, the two switching devices M1 and M2 are turned off under zero current condition. The turn-on of the two switches is hard switching (none ZVS). The turn-on switching loss is high especially under high voltage bus voltage. The resonant capacitor C_r also has high voltage stress. ZCS operation should always be avoided.

Figure 14: Typical voltage conversion ratio of a LLC resonant converter

With a regulated DC bus voltage supplied from the PFC stage the converter varies switching frequency to regulate the output voltage and current over load range keeping the same conversion ratio over the family of curves with different Q. Given a fixed load condition the converter adjusts the switching frequency along that load line to regulate the output over input voltage range.

The procedure used to design the LLC resonant half-bridge converter uses the First Harmonic Approximation (FHA) to obtain an equivalent circuit. All the components are moved to the primary side to simplify analysis. R_{ac} represents the equivalent load resistance in parallel with transformer primary inductance L_m .

Figure 15: The FHA equivalent circuit

The input voltage of the resonant tank is a square wave with amplitude equal to the DC bus voltage Vbus. The fundamental component of the square waveform is:

$$
\frac{2\cdot Vbus}{\pi}\sin(\omega\cdot t)
$$

The output voltage of the resonant tank is the voltage across L_m . It is very close to a square waveform with amplitude swinging from − *n* ⋅*Vout* to + *n* ⋅*Vout* . So the fundamental component of the output square waveform is:

$$
\frac{4 \cdot n \cdot Vout}{\pi} \sin(\omega \cdot t)
$$

The power dissipation on the equivalent AC resistor is equal to the power dissipation of the load represented by a resistor R_{LOAD} which can be derived by dividing the maximum output voltage by the output current, written as:

$$
\frac{V_{Oult}^{2}}{R_{LOAD}} = \frac{\left(\frac{4 \cdot n \cdot V_{Oult}}{\sqrt{2}\pi}\right)^{2}}{Rac}
$$

Rearranging the formula gives the equivalent AC resistor:

$$
Rac = \frac{8 \cdot n^2}{\pi^2} R_{LOAD}
$$

The transfer ratio of the equivalent circuit can be obtained as following:

$$
M = \frac{\frac{j \cdot \omega \cdot Lm \cdot Rac}{j \cdot \omega \cdot Lm + Rac}}{j \cdot \omega \cdot Lr + \frac{1}{j \cdot \omega \cdot Cr} + \frac{j \cdot \omega \cdot Lm \cdot Rac}{j \cdot \omega \cdot Lm + Rac}}
$$

Simplifying to:

$$
M = \frac{1}{1 + \frac{Lr}{Lm} - \frac{1}{\frac{2}{\omega} \cdot LmCr} + \frac{j\omega Lr}{Rac} - \frac{j}{\omega \cdot CrRac}}
$$

With the following definitions, calculation of M can be further simplified:

$$
F_{r1} = \frac{1}{2\pi\sqrt{L_r \cdot C_r}}, \qquad x = \frac{F_{SW}}{F_{r1}}, \qquad \varpi = 2\pi F_{SW} = 2\pi \cdot x \cdot F_{r1} = \frac{x}{\sqrt{L_r \cdot C_r}},
$$

$$
k = \frac{L_m}{L_r}, \qquad Rac = \frac{8 \cdot n^2 \cdot R_{LOAD}}{\pi^2}, \qquad Q = \frac{2\pi F_{r1} \cdot L_r}{Rac} = \frac{1}{2\pi F_{r1} \cdot C_r \cdot Rac}
$$

$$
M = \left| \frac{1}{1 + \frac{1}{k} \cdot \left(1 - \frac{1}{x^2}\right) + j \cdot Q \cdot \left(x - \frac{1}{x}\right)} \right|
$$

Or,

$$
M = \frac{1}{\sqrt{\left[1 + \frac{1}{k}\left(1 - \frac{1}{x^2}\right)\right]^2 + \left[Q\left(x - \frac{1}{x}\right)\right]^2}}
$$

Per Figure 15, M is also equals to the output voltage to bus voltage ratio:

$$
M = \frac{n \cdot Vout \cdot \frac{4}{\pi}}{2 \cdot \frac{Vbus}{\pi}} = \frac{Vout}{Vbus} \cdot 2 \cdot n
$$

So the conversion ratio of output voltage Vout to bus voltage Vbus is:

$$
\frac{Vout}{Vbus} = \frac{M}{2 \cdot n}
$$

4. Transformer and Resonant Circuit Design

The system input data:

Note: Typically set Fmax $\leq 2 \times F_{r1}$ as the parasitic capacitance in the system introduces a third resonant frequency that could cause the output voltage to increase with switching frequency at no load if the maximum switching frequency is higher than the limit.

Step 1: Calculate the transformer turns ratio

$$
n = \frac{Vbus(max)}{2 \cdot Vout},
$$

$$
n = \frac{480}{2 \cdot 48} = 5
$$

The transformer turns ratio is calculated with the maximum input voltage to make sure the output is always under regulation, including the worst case - high-line voltage and no load condition.

Step 2: Choose k value

k is the ratio between the transformer magnetizing inductance and the resonant inductance. Smaller *k* value gives steeper gain curve, especially at the below resonant ZVS region as shown in figure 16. The output voltage is more sensitive to frequency variation with smaller *k* factor.

Figure16: k factor

A higher *k* value results in higher magnetic inductance and thus lower magnetizing current in the transformer primary winding – that means lower circulating power losses. However, higher magnetic inductance could also cause non-ZVS switching at high line and zero load condition where the circulating current is too small to fully charge / discharge the VS node during dead-time.

The recommend range of k is from 3 to 10. In this case $k = 7$ is chosen.

Step 3: Calculate Qmax to stay in ZVS operation at the maximum load under the minimum input voltage

The input impedance of the equivalent resonant circuit (Figure 15) is given by:

$$
\text{Zin} = \mathbf{j} \cdot \omega \cdot \text{Lr} + \frac{1}{\mathbf{j} \cdot \omega \cdot \text{Cr}} + \frac{\mathbf{j} \cdot \omega \cdot \text{Lm} \cdot \text{Rac}}{\mathbf{j} \cdot \omega \cdot \text{Lm} + \text{Rac}}
$$
\n
$$
\text{Zin} = \mathbf{Q} \cdot \text{Rac} \left| \frac{\mathbf{k}^2 \cdot \mathbf{x}^2 \cdot \mathbf{Q}}{1 + \mathbf{k}^2 \cdot \mathbf{x}^2 \cdot \mathbf{Q}^2} + \mathbf{j} \left(\mathbf{x} - \frac{1}{\mathbf{x}} + \frac{\mathbf{x} \cdot \mathbf{k}}{1 + \mathbf{k}^2 \cdot \mathbf{x}^2 \cdot \mathbf{Q}^2} \right) \right|
$$

To keep the converter working in soft switching mode, the operating point should always remain in the ZVS region as shown in figure 10. The ZVS-ZCS boundary line is defined by the phase angle of \overline{Z} in $\Phi(\overline{Z})$ = 0 (the boundary condition between capacitive and inductive load), i.e. the imaginary part of Zin is zero. With this condition we can calculate the maximum Q which allows the converter to stay in ZVS. The maximum Q happens at the minimum input voltage and the maximum load.

$$
Qmax = \frac{1}{k} \cdot \sqrt{\frac{1 + k \cdot \left(1 - \frac{1}{Mmax^2}\right)}{Mmax^2 - 1}} = \frac{1}{k} \cdot \sqrt{\frac{1 + k \cdot \left(1 - \frac{1}{(2 \cdot n \cdot \frac{Vout}{Vinmin})^2}\right)}{\left(2 \cdot n \cdot \frac{Vout}{Vinmin}\right)^2 - 1}}
$$

Where *Mmax* is the maximum conversion ratio at the minimum input voltage,

 Q max = 0.523

Step 4: Calculate the minimum switching frequency

The minimum switching frequency happens at the maximum load and minimum input voltage with the previous calculated maximum Qmax. As Qmax is defined by $Im(Zin)=0$,

$$
\left(x - \frac{1}{x} + \frac{xk}{1 + k^2 \cdot x^2 \cdot Qmax^2}\right) = 0
$$

The Fmin can be calculated with:

$$
xmin = \frac{1}{\sqrt{1 + k \cdot \left(1 - \frac{1}{Mmax^2}\right)}} = \frac{1}{\sqrt{1 + k \cdot \left(1 - \frac{1}{\sqrt{2N}}\right)^2}}
$$

 $F \text{ min} = x \text{ min} \cdot F_{r_1} = 44.2 KHz$ $x \text{ min} = 0.736$

Step 5: Calculate L_r, C_r and L_m

As Qmax happens at the maximum load, so the resonant components L_r , C_r and L_m can be calculated per the Qmax value that had obtained in step 3:

$$
R_{\text{LOAD}} = \frac{Vout}{Iout} = \frac{48V}{1.4A} = 34.3\Omega
$$

APPLICATION NOTE

International **IGR** Rectifier

$$
Rac = \frac{8 \cdot n^2 \cdot R_{LOAD}}{\pi^2} = \frac{8 \times 5^2 \times 34.5}{\pi^2} = 699 \Omega
$$

$$
L_r = \frac{Q \max \cdot Rac}{2 \cdot \pi \cdot F_{r1}} = \frac{0.523 \times 699}{2 \cdot \pi \cdot 44.2 \cdot 10^3} = 1.32 mH
$$

$$
C_r = \frac{1}{2 \cdot \pi \cdot F_{r1} \cdot Q \max \cdot Rac} = \frac{1}{2 \cdot \pi \cdot 44.2 \cdot 10^3 \times 0.523 \times 699} = 9.85 nF
$$

Choose the nearest standard capacitor value for C_r , $C_r = 10nF$

Recalculate F_{r1} to keep the same Qmax with the selected C_r capacitor:

$$
F_{r1} = \frac{1}{2 \cdot \pi \cdot C_r \cdot Q \max \cdot Rac} = 43.5kHz
$$

Recalculate L_r with the selected C_r and F_{r1} :

$$
L_r = \frac{Q \max \cdot Rac}{2 \cdot \pi \cdot F_{r1}} = 1.33 mH
$$

The actual L_r value should be lower than the calculated value to stay in ZVS region.

Now calculate L_m value based on L_r and the *k* factor that preset in step 2:

$$
L_m = L_r \cdot k = 1.33 \times 7 = 9.31 mH
$$

Step 6: Calculate transformer primary and secondary turns

The standard half-bridge equation for the transformer turns number calculation is used here:

$$
Np = \frac{Vin \text{ min} \cdot D \text{ max}}{2 \cdot \Delta B \cdot Ae \cdot F \text{ min}}
$$

With $\Delta B = 0.2T$, $Ae = 0.83$ *cm*² (ETD49), $F \text{ min} = 28kHz$, $V \text{ in } \text{ min} = 440V$, $D \text{ max} = 0.5$

$$
Np = \frac{440 \times 0.5}{2 \times 0.2 \times 0.83 \times 28} \times 10 = 235
$$

$$
Ns = \frac{Np}{n} = \frac{235}{5} = 47
$$

The transformer was designed to be capable of operating down to 28kHz to provide a safety margin although the minimum frequency is 43.5kHz in this design. Np was rounded to the nearest number divisible by n so that Ns would come out as a whole number.

Step 7: Calculate transformer primary and secondary current

In most LLC converter designs the minimum switching frequency is set below the resonant frequency Fr1 in order to maintain output voltage regulation at low line and full load. When the switching frequency is lower than the resonant frequency Fr1, the current waveform is shown as in figure 17.

Figure17: Transformer primary current at full load and minimum input voltage

I1 is the current where the resonant current in L_r meets the magnetizing current in L_m . This is also the point where C_r and L_r finish resonance for the first halfperiod of F_{r1} . At this point, there is no more energy delivered to the load and the output diodes are off. The C_r starts to resonate with $L_r + L_m$ until the switching MOSFETs change states. I1 can be calculated as:

$$
I1 = \frac{n \cdot Vout}{2 \cdot Lm \cdot 2 \cdot Fr1} = 0.15A
$$

The peak and RMS value of primary current can be estimated as:

$$
Ipri(pk) = \sqrt{\left(\frac{Iout \cdot \pi}{2 \cdot n}\right)^2 + I1^2} = 0.47A
$$

$$
IpriRMS = \frac{Ipri(pk)}{\sqrt{2}} = 0.33A
$$

The RMS current is calculated by assuming pure sinusoid current waveform. So the actual primary RMS current is higher than the calculated value.

The current in each secondary winding is very close to a half-sinusoid, thus the peak and RMS current can be estimated by:

APPLICATION NOTE

International **IGR** Rectifier

$$
Ispk = \frac{Iout \cdot \pi}{2} = 2.2A
$$

$$
Isrms = \frac{Iout \cdot \pi}{4} = 1.1A
$$

The wire gauge of primary and secondary windings should be selected properly according to the calculated RMS current.

Step 8: Calculate resonant capacitor voltage

The C_r waveform is shown as in Figure 18:

Figure 18: Typical resonant tank voltage and current waveforms

 IL_m is the magnetizing current of transformer primary not including the current delivered to the secondary load through an ideal transformer in parallel with L_m . The difference between IL_r and IL_m is the output current.

Figure 19: Lm and ideal transformer

The VC_r voltage reaches its peak when L_r current is crossing zero and it is at the mid of input voltage when L_r current reached its peak. The C_r voltage is at the maximum value when VS node is zero and it is at the minimum value when VS node is equals to Vin. So VC_{min} and VC_{max} can be calculated as:

$$
VC_{r\max} = n \cdot Vout + Ipri(pk) \times \sqrt{\frac{L_r}{C_r}}
$$

$$
VC_{r\min} = Vin - n \cdot Vout - Ipri(pk) \times \sqrt{\frac{L_r}{C_r}}
$$

The peak to peak voltage ripple of VC_r is $VC_{rmax}-VC_{rmin}$.

$$
VC_{rpk_pk} = 2n \cdot Vout + 2 \cdot Ipri(pk) \times \sqrt{\frac{L_r}{C_r}} - Vin
$$

It can be seen that the maximum peak-to-peak voltage happens at the maximum load and the minimum DC input Vinmin, the switching frequency is at the minimum Fmin.

In this example:

International

IGR Rectifier

$$
Vcrpk = 2 \times 5 \times 48V + 2 \times 0.47A \times \sqrt{\frac{1.33mH}{10nF}} - 460V = 363V
$$

The resonant capacitor C_r can be selected according to the capacitance value together with its voltage and current rating. Polypropylene film capacitor is preferred to use for lower power loss. Polypropylene film capacitors are rated at DC voltage or 50Hz AC voltage with voltage de-rating at high frequency. The ability of withstanding high frequency voltage is limited by thermal (power dissipation) and peak current capability. Even though the calculation result shows the maximum AC RMS voltage is 363V, a capacitor with higher voltage rating should be chosen per its frequency curve. Below is an example of EPCOS MKP capacitor B32612 (1000Vdc/250Vac).

Figure 20: Vrms vs. frequency curve of MKP capacitor B32612 @ Ta<=90°C

In practice the transformer (T1) used on the IRPLLED5 board has a magnetizing inductance of 12mH and the series resonant inductor (L5) has a value of 1.5mH. This allows a low cost off the shelf inductor to be used for L5 while maintaining a similar ratio between Lm and Lr.

APPLICATION NOTE

International **IQR** Rectifier

5. IRPLLED5 Board Schematics

APPLICATION NOTE

International **IGR** Rectifier

6. Auxiliary VCC Supply

The IRPLLED5 LED driver board required two low voltage power supplies that can provide VCC voltages for the primary and secondary circuitry. The primary circuitry including the IRS2548D (IC1) is supplied by VCC_P and the secondary circuitry including the IR11682 synchronous rectification controller (IC3) is supplied by VCC S. The VCC P supply does not require isolation but the VCC_S supply does since it is connected to the isolated output circuitry of the driver. As the system utilizes PWM dimming that pulses both the half-bridge drive and the PFC on and off to adjust the LED light level in burst mode, it is not possible to obtain VCC_P and VCC_S from the PFC or from the half-bridge by means of a charge pump. This is because at low dimming levels the system would be switching for insufficient time to supply these rails. In fact as the system can be dimmed to zero output it would not be possible to supply any low voltage circuitry under this condition with such a scheme. Because of this a small Flyback power supply has been used to produce VCC_P and VCC_S continuously, supplied by the rectified AC line voltage and independent of the PFC and half-bridge switching operation.

The Flyback converter is based on the IRS2500 (IC2) SMPS/PWM controller with a 600V switching MOSFET (M6) in conjunction with the Flyback inductor (T2). On startup C15 is charged from the rectified AC line through R55,R56 and R57 until the UVLO is reached and IC2 starts to provide gate drive to M6. C15 is required to be 10uF in order that the system can continue to switch long enough for VCC_P to come up and take over supplying VCC to IC2. An additional isolated winding on T2 provides VCC_S. An LED (D8) has been included on the board to indicate that this auxiliary power supply circuit is operating. The voltages provided at VCC_P and VCC_S are regulated by IC2 at approximately 14V. Voltage feedback is provided via R61 and R62 dividing 14V down to the 2.5V regulation voltage of the IRS2500. Primary peak current limiting is provided through R59 which prevents the primary current of T2 reaching a high enough level for saturation to occur. This primary side cycle by cycle peak current limit also prevents damage occurring if either VCC_P or VCC_S become short circuited.

In this design the Flyback converter is operating in discontinuous conduction mode using the zero crossing detection input of IC2 to produce an approximate fixed off time determined by the time constant of R60 and C40. During the period of the switching cycle when M6 turns off, the voltage at T2 pin 6 transitions from negative to positive and C40 is charged through D15. When all of the energy stored in T2 has been transferred the voltage at pin 6 of T2 drops to zero and C40 discharges through R60. When the voltage at the ZX input of IC2 drops below an internal threshold the start of the next cycle is triggered. Since the power requirement for this Flyback converter is less than one Watt, the off time can be very long compared to the on time and the conduction time in which energy is transferred to the VCC P and VCC S outputs. The end result is a power supply operating within a fairly narrow frequency range determined by R60 and C40.

7. Magnetics Specifications

APPLICATION NOTE

8. Output Current Regulation

The IRPLLED5 produces a regulated constant current output at a nominal 1.4A. The current is regulated by adjusting the frequency of the half-bridge LLC resonant power stage. The maximum available output is at minimum frequency, which is programmed by R12 (also referred to as RFMIN). Figure 8 shows the relationship between this value and the frequency. The IRS2548D has a fixed dead time of approximately 1.8uS, which is long enough to accommodate the half-bridge voltage transition without allowing additional ringing oscillations to occur. The frequency is increased by sinking additional current from IC1 pin 2 (FMIN) through R10 and R11 and opto-isolator IC5. The half-bridge oscillates at maximum frequency when the transistor in IC5 is fully switched on and this frequency is programmed by the values of R10 and R11. Capacitors C9 and C35 have been added to remove noise transients since the FMIN input of the IRS2548D is very sensitive and this can cause frequency jittering resulting in flicker. It is also necessary for R10 and C9 to be located very close to IC1 with very short traces and a direct connection to the signal ground at the COM pin.

IC5 is driven by the feedback circuitry at the isolated output. The output current is sensed through shunt resistor R37 and compared with a reference voltage of 0.275V (nominal) programmed by R29 and R30. D12 provides a temperature stable accurate 5V reference voltage from which the current reference is derived. IC4 is an LM358 dual operational amplifier where one half is used for the current feedback error amplifier and the other half is used for over voltage protection. The outputs are ORed together via diodes D10 and D11 to provide a current sink for the diode of IC5.

The current feedback loop has a very slow response time. This is in order not to interfere with the operation of the PFC front end stage whose error amplifier within IC1 has a response time covering several AC line half cycles. This is so that the on time remains constant during each cycle so that the input current waveform is able to follow the voltage waveform to be sinusoidal. The IRS2548D also contains circuitry that extends the on time close to the AC line zero crossings on a cycle by cycle basis in order to optimize THD, however this has negligible effect on the overall operation of the bus voltage regulation loop. As is typical in Boost PFC front end stages there exists some ripple on the DC bus at twice the line frequency. The back end stage current regulation loop must be slower than the PFC loop to prevent interference between the two loop that could introduce a sub-harmonic oscillation in the system and produce instability in the light output. If the current loop were to be made much faster than the PFC loop there would be distortion of the input current waveform since the effective load would be varying within the AC line cycle. The current loop speed is determined by R36, R51 and C24. R36 remains at 1K to provide a low input impedance to the current error amplifier, which greatly reduces error caused by noise pickup. Since the half-bridge produces high dV/dT during switching, the system is liable to pick up noise at sensitive

nodes and therefore each part of the circuit has been designed to minimize noise sensitivity.

The output voltage is sensed through R35 and R34. If the output exceeds 60V, which is the safety low voltage limit according to UL standards, IC4 pin 2 exceeds 5V and the output at pin 1 is driven low. This causes the half-bridge frequency to be forced to maximum and also switches on opto isolator IC6, which pulls up on the ENN pin and disables IC1. The PFC and half-bridge drives remain off until the output voltage drops to a low level because of the hysteresis provided by R32 and D9. This means that under an open circuit condition the output will continuously pulse to 60V and then decay. This burst mode of operation provides minimum power consumption during an open circuit condition.

9. 0 to 10V Dimming

Dimming is implemented using the PWM / burst mode controlled through the ENN input of IC1. A square wave signal is supplied to this input during dimming through opto isolator IC8. When this input exceeds the ENN input threshold the gate drive to the PFC and half-bridge MOSFETs are disabled. The compensation capacitor C6 at IC1 pin 3 is not discharged during this period and retains its voltage so that when switching starts up again the DC bus voltage can be regulated to the required level rapidly since C6 does not need to charge from zero to its previous level each time. This allows the DC bus voltage to remain quite stable even though the load is being pulsed on and off. This method of dimming allows stable control down to low levels. The output can be dimmed all the way to zero and back up again.

The dimming control circuitry is referenced to the output so that it is isolated from the AC line input and can be safely connected to any 0-10V dimming control source. It has an internal pull up so that if no dimming input is connected the system defaults to maximum output. This is compatible with most current sinking 0-10V dimmer controls that are often powered from the ballast itself.

A sawtooth waveform varying from 0 to 10V is generated using current source Q1 in conjunction with C31. The frequency is around 150Hz (above the flicker limit of 120Hz) and can be adjusted via R45, however at higher frequencies the delay in IC8 could become significant. The sawtooth waveform is compared with the 0-10V dimming control input to produce a rectangular waveform with a duty cycle that varies from 0 to 100% proportionally with the 0-10V dimming input. Dual comparator IC7 uses one comparator to create the sawtooth oscillator and the other to compare this with the control input and produce the PWM output to IC8.

It would be possible to replace this circuitry with a digital scheme such as a DALI interface based on a micro-controller to produce a similar PWM control input.

10. Test Results

Load: 2 x Eco Lumens EPAD connected in series

Short circuit current = 1.5A (at frequency 60.2kHz)

International **IGR** Rectifier Open circuit voltage = 54V

Open circuit power consumption = 1.4W @ 120VAC and 1.6W @ 230VAC

Figure 22: Open Circuit Operation

Channel 1 (orange) shows the half bridge operating in burst mode during an open circuit condition which limits the output to below 60V while minimizing power consumption.

Figure 23: Output V-I Characteristic

Figure 23 shows the output voltage to current characteristic of the converter. This indicates the constant current limiting operation. When tested with a resistive

APPLICATION NOTE

International **IGR** Rectifier

active load the voltage remains fairly flat over the range of current until the current reaches the regulation limit. For an LED load the voltage is clamped by the sum of the forward voltages of the series LEDs.

Figure 24: Output Voltage and Current

Figure 25: Output Voltage and Current Dimmed

In figure 24, channel 2 (green) shows the output voltage driving an LED load and channel 9 (blue) shows the output current at an average of 1.3A. The current

ripple is 200mApp which is approximately 15%. This has been accomplished without the addition of any electrolytic capacitors at the output.

Figure 25 shows the output current and voltage during dimming operation. During the off phase of PWM / burst mode dimming the LED voltage drops rapidly as the output capacitors discharge to the voltage level where no more current flows through the LEDs because of the forward voltage drop. The current drops to zero during this phase and takes a finite time to recover during the on phase since the output capacitors need to be replenished and the current control loop is slow for reasons described earlier. The peak current drops linearly as the PWM duty cycle is reduced the result of which is an effective combined PWM / linear dimming operation allowing dimming to very low levels.

Some audible noise can be heard during dimming operation since the power supply is being pulsed on and off at a frequency in the region of 150Hz. This could be greatly reduced by varnishing the inductors and placing the board inside an enclosure. It is also possible to increase the PWM dimming frequency although delays in the opto isolators would need to be considered.

Figure 26: Half Bridge Switching Voltage

Figure 26 shows the half bridge switching waveform operating in the soft switching region with the bus voltage at 469V. The DC bus voltage contains a component of ripple at 120Hz of approximately 15Vpp.

The efficiency for the IRPLLED5 demo board measures between 85% and 90%. This will exceed 90% in higher power designs, however this demo board has been designed to operate at lower power in order to avoid the need for very large and expensive LED loads for test and evaluation.

٦

11. Bill of Materials

APPLICATION NOTE

International **IQR** Rectifier

12. PCB Layout

Top Overlay **Top Metal**

APPLICATION NOTE

International **IQR** Rectifier

Bottom Overlay **Bottom Metal**

References:

IRS2548DS Datasheet (International Rectifier) IRS2500S Datasheet (International Rectifier) AN-1160 Helen Ding (International Rectifier)

> **IR WORLD HEADQUARTERS:** 101 N. Sepulveda Blvd., El Segundo, California 90245 Tel: (310) 252-7105 *Data and specifications subject to change without notice. 05/14/2012*