ADC stage, part II

U1 is a 10 bits pipeline type ADC with a max sample frequency of 105MS/s on both channel simultaneously. To avoid track'n hold errors, the ADC will only work at high frequencies. To obtain acquisition at lower frequencies, one will vary the recording samples frequency into the FPGA RAM.


Figure 1