


**Notes:**

- (1) All resistors 1/8W, 5%, SMT unless otherwise noted.
- (2) D6, BUSY, and PE connected at the DB25 end of data cable.
- (3) U1 and U2 power:  
VDD - pin 14  
GND - pin 7



Title: JTAG/Parallel Download Cable	
Comments:	
Date: July 10, 1996	Ver: 02
Sheet Size: B	Rev:

This information is being furnished as a service Xilinx customers. Xilinx Inc. and its employees shall not be held financially or legally responsible for any usage or application of this information.